поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ACT5101 датащи(PDF) 16 Page - Qorvo, Inc

номер детали ACT5101
подробное описание детали  23V Buck-Boost Converter with Integrated MOSFETs
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  QORVO [Qorvo, Inc]
домашняя страница  https://www.qorvo.com/
Logo QORVO - Qorvo, Inc

ACT5101 датащи(HTML) 16 Page - Qorvo, Inc

Back Button ACT5101 Datasheet HTML 12Page - Qorvo, Inc ACT5101 Datasheet HTML 13Page - Qorvo, Inc ACT5101 Datasheet HTML 14Page - Qorvo, Inc ACT5101 Datasheet HTML 15Page - Qorvo, Inc ACT5101 Datasheet HTML 16Page - Qorvo, Inc ACT5101 Datasheet HTML 17Page - Qorvo, Inc ACT5101 Datasheet HTML 18Page - Qorvo, Inc ACT5101 Datasheet HTML 19Page - Qorvo, Inc ACT5101 Datasheet HTML 20Page - Qorvo, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 59 page
background image
Data Sheet Rev. E, November 2019 | Subject to change without notice
16 of 59
www.qorvo.com
© 2020 Qorvo US, Inc. All rights reserved.
ACT510x
23V Buck-Boost Converter with Integrated MOSFETs
PIN FUNCTIONS
VIN
VIN is the ACT510x input power pin. Input voltage
sensing is measured at the VIN pin. Connect input
bypass capacitors directly between VIN and PGND.
ISRP
ISRP is the positive sense pin for input current sensing.
ISRP requires an input RC filter. Refer to the Input
Current Regulation section for more details. ISRP
must be Kelvin connected to the input current sense
resistor. Connect the input current sense resistor
between ISRP and ISRN.
ISRN
ISRN is the negative sense pin for input current sensing.
ISRN requires an input RC filter. Refer to the Input
Current Regulation section for more details. ISRN
must be Kelvin connected to the input current sense
resistor. Connect the input current sense resistor
between ISRP and ISRN.
SW1, SW2
SW1 and SW2 are the switch nodes for the internal
buck-boost converter. SW1 switches between VOUT
and PGND when the IC operates in buck-boost and
boost modes. SW2 switches between VIN and PGND
when the IC operates in buck and buck-boost modes.
Connect the inductor between the SW1 and SW2 pins.
HSB1, HSB2
HSB1 and HSB2 provide power to the internal high-side
MOSFET gate driver circuitry. Connect a 47nF
capacitor from HSB1 to SW1. Connect a 47nF capacitor
from HSB2 to SW2.
VOUT
VOUT is the ACT510x output power pin. Connect output
bypass capacitors directly between VOUT and PGND.
VINS
VINS is the input voltage sense pin. Kelvin connect
input VINS to the input bypass capacitors.
OSRP
OSRP is the positive sense pin for the output current.
OSRP requires an input RC filter. Refer to the Setting
Maximum Output Current section for more details.
OSRP must be Kelvin connected to the output current
sense resistor. Connect the output current sense
resistor between OSRP and OSRN.
OSRN
OSRN is the negative sense pin for the output current.
OSRN requires an input RC filter. Refer to the Setting
Maximum Output Current section for more details.
OSRN must be Kelvin connected to the output current
sense resistor. Connect the output current sense
resistor between OSRP and OSRN.
ILIM
ILIM sets the maximum input current. Connect a resistor
between ILIM and AGND to set the current limits. The
ILIM current limit can be scaled using I2C. In some
operating conditions, ILIM requires additional RC
compensation. Refer to the Input Current Regulation
section for more details.
OLIM
OLIM sets the maximum output current. Connect a
resistor between OLIM and AGND to set the output
current limit. The OLIM current limit can be scaled using
I2C. In some operating conditions, OLIM requires
additional RC compensation. Refer to the Setting
Maximum Output Current section for more details.
INTBP
INTBP is the internal bias voltage output pin. INTBP is
supplied by an internal linear regulator. Do not power
external circuity from the INTBP pin. Connect a 100nF
ceramic capacitor between INTBP and AGND.
VREG
VREG is the internal LDO output pin. The internal LDO
is programmable between 2V and 5.1V. Its maximum
output current capability 100mA. Connect a 1uF
ceramic capacitor between VREG and AGND
EN
EN is the active high enable input. Pulling EN high
enables the converter. The EN polarity is configurable
via NVM to make it active low or active high. Active high
is the default. EN is 5V compliant.
STAT
STAT is an open drain status pin. It indicates the state
of the converter. It goes low to indicate the converter is
enabled and has a valid output voltage. It goes HIZ to
indicate the converter is disabled or that the converter
is enabled but in a fault condition.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com