поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADS1174IPAPR датащи(PDF) 12 Page - Texas Instruments

Click here to check the latest version.
номер детали ADS1174IPAPR
подробное описание детали  Quad/Octal, Simultaneous Sampling, 16-Bit Analog-to-Digital Converters
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

ADS1174IPAPR датащи(HTML) 12 Page - Texas Instruments

Back Button ADS1174IPAPR Datasheet HTML 8Page - Texas Instruments ADS1174IPAPR Datasheet HTML 9Page - Texas Instruments ADS1174IPAPR Datasheet HTML 10Page - Texas Instruments ADS1174IPAPR Datasheet HTML 11Page - Texas Instruments ADS1174IPAPR Datasheet HTML 12Page - Texas Instruments ADS1174IPAPR Datasheet HTML 13Page - Texas Instruments ADS1174IPAPR Datasheet HTML 14Page - Texas Instruments ADS1174IPAPR Datasheet HTML 15Page - Texas Instruments ADS1174IPAPR Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 35 page
background image
www.ti.com
PHASE RESPONSE
DATA FORMAT
SETTLING TIME
) VREF
215 * 1
* VREF
215 * 1
v −VREF
215
215 * 1
100
0
Conversions(1/f
DATA)
0
20
10
40
30
60
50
80
70
FullySettledData
at76Conversions
InitialValue
FinalValue
ADS1174
ADS1178
SBAS373 – OCTOBER 2007
The ADS1174/78 incorporates a multiple stage, linear
The ADS1174/78 outputs 16 bits of data in two’s
phase
digital
filter.
Linear
phase
filters
exhibit
complement format.
constant delay time versus input frequency (constant
A positive full-scale input produces an ideal output
group delay), which means the time delay from any
code of 7FFFh, and the negative full-scale input
instant of the input signal to the same instant of the
produces an ideal output code of 8000h. The output
output data is constant, and is independent of input
clips at these codes for signals exceeding full-scale.
signal frequency. This behavior results in essentially
Table 3 summarizes the ideal output codes for
zero phase errors when analyzing multi-tone signals.
different input signals.
Table 3. Ideal Output Code versus Input Signal
As with frequency and phase response, the digital
INPUT SIGNAL VIN
filter also determines settling time. Figure 6 shows
(AINP – AINN)
IDEAL OUTPUT CODE(1)
the output settling behavior after a step change on
≥ +VREF
7FFFh
the analog inputs normalized to conversion periods.
The X-axis is given in units of conversion. Note that
0001h
after the step change on the input occurs, the output
data changes very little prior to 30 conversion
0
0000h
periods. The output data is fully settled after 76
conversion periods.
FFFFh
8000h
(1) Excludes effects of noise, INL, offset, and gain errors.
Figure 6. Step Response
12
Submit Documentation Feedback
Copyright © 2007, Texas Instruments Incorporated
Product Folder Link(s): ADS1174 ADS1178



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com