 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
ADS1174IPAPR датащи(PDF) 6 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADS1174IPAPR датащи(HTML) 6 Page - Texas Instruments |
|
|
6 / 35 page  www.ti.com ADS1174 ADS1178 SBAS373 – OCTOBER 2007 ADS1174/ADS1178 PIN DESCRIPTIONS (continued) PIN NAME NO. FUNCTION DESCRIPTION AINN1 4 Analog input AINN2 2 Analog input AINN3 64 Analog input ADS1178: AINN[8:1] Negative analog input, channels 8 through 1. AINN4 62 Analog input AINN5 52 Analog input ADS1174: AINN[8:5] Connected to internal ESD rails. The inputs may float. AINN[4:1] Negative analog input, channels 4 through 1. AINN6 50 Analog input AINN7 48 Analog input AINN8 46 Analog input AVDD 5, 44, 53, 60 Analog power supply Analog power supply (4.75V to 5.25V). VCOM 55 Analog output AVDD/2 Unbuffered analog output. VREFN 57 Analog input Negative reference input. VREFP 56 Analog input Positive reference input. CLK 27 Digital input Master clock input (maximum 27MHz). CLK input divider control: 1 = 27MHz CLKDIV 10 Digital input 0 = 13.5MHz (high-speed) / 5.4MHz (low-power) DGND 7, 21, 24, 25 Digital ground Digital ground power supply. DIN 12 Digital input Daisy-chain data input. DOUT1 20 Digital output DOUT1 is TDM data output (TDM mode). DOUT2 19 Digital output DOUT3 18 Digital output ADS1178: DOUT[8:1] Data output for channels 8 through 1. DOUT4 17 Digital output DOUT5 16 Digital output ADS1174: DOUT[8:5] Internally connected to active circuitry; outputs are driven. DOUT[4:1] Data output for channels 4 through 1. DOUT6 15 Digital output DOUT7 14 Digital output DOUT8 13 Digital output DRDY/ 29 Digital input/output Frame-Sync protocol: frame clock input; SPI protocol: data ready output. FSYNC DVDD 26 Digital power supply Digital core power supply (+1.65V to +1.95V). FORMAT0 32 Digital input FORMAT[2:0] Selects between Frame-Sync/SPI protocol, TDM/discrete data FORMAT1 31 Digital input outputs, fixed/dynamic position TDM data, and modulator mode/normal operating mode. FORMAT2 30 Digital input IOVDD 22, 23, 33 Digital power supply I/O power supply (+1.65V to +3.6V). MODE: 0 = High-Speed mode MODE 34 Digital input 1 = Low-Power mode. MODE1 33 Digital input PWDN1 42 Digital input PWDN2 41 Digital input PWDN3 40 Digital input ADS1178: PWDN[8:1] Power-down control for channels 8 through 1. PWDN4 39 Digital input PWDN5 38 Digital input ADS1174: PWDN[8:5] must = 0V. PWDN[4:1] Power-down control for channels 4 through 1. PWDN6 37 Digital input PWDN7 36 Digital input PWDN8 35 Digital input SCLK 28 Digital input Serial clock input. SYNC 11 Digital input Synchronize input (all channels). TEST0 8 Digital input TEST[1:0] Test mode select: 00 = normal operation 11 = boundary scan test mode TEST1 9 Digital input 6 Submit Documentation Feedback Copyright © 2007, Texas Instruments Incorporated Product Folder Link(s): ADS1174 ADS1178 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
