 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
AM69 датащи(PDF) 96 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM69 датащи(HTML) 96 Page - Texas Instruments |
|
|
96 / 312 page  Table 5-7. DDRSS2 Signal Descriptions (continued) SIGNAL NAME [1] ((3)) ((2)) PIN TYPE [2] DESCRIPTION [3] ALY PIN [4] AND PIN [4] DDR2_DQ10 IO DDRSS Data P2 DDR2_DQ11 IO DDRSS Data P3 DDR2_DQ12 IO DDRSS Data M7 DDR2_DQ13 IO DDRSS Data N5 DDR2_DQ14 IO DDRSS Data M4 DDR2_DQ15 IO DDRSS Data M3 DDR2_DQ16 IO DDRSS Data F3 DDR2_DQ17 IO DDRSS Data G7 DDR2_DQ18 IO DDRSS Data H6 DDR2_DQ19 IO DDRSS Data H4 DDR2_DQ20 IO DDRSS Data G2 DDR2_DQ21 IO DDRSS Data H3 DDR2_DQ22 IO DDRSS Data G5 DDR2_DQ23 IO DDRSS Data F2 DDR2_DQ24 IO DDRSS Data E4 DDR2_DQ25 IO DDRSS Data D2 DDR2_DQ26 IO DDRSS Data F6 DDR2_DQ27 IO DDRSS Data F5 DDR2_DQ28 IO DDRSS Data E3 DDR2_DQ29 IO DDRSS Data E7 DDR2_DQ30 IO DDRSS Data E6 DDR2_DQ31 IO DDRSS Data D4 DDR2_DQS0N IO DDRS Complimentary Data Strobe R1 DDR2_DQS0P IO DDRS Data Strobe T1 DDR2_DQS1N IO DDRS Complimentary Data Strobe M1 DDR2_DQS1P IO DDRS Data Strobe N1 DDR2_DQS2N IO DDRS Complimentary Data Strobe G1 DDR2_DQS2P IO DDRS Data Strobe H1 DDR2_DQS3N IO DDRS Complimentary Data Strobe D1 DDR2_DQS3P IO DDRS Data Strobe E1 (1) An external 240 Ω ±1% resistor must be connected between this pin and VSS. No external voltage should be applied to this pin. (2) DDRSS0, DDRSS1, DDRSS2, and DDRSS3 must always be used in incremental order. For instance, when using a single LPDDR component, it must be connected to the DDR0_* interface. When using two LPDDR components, they must be connected to DDR0_* and DDR1_* interfaces, and so forth. (3) DDRSS2, DDRSS3, and SERDES2 are not available on the 27mm package variant of this SoC. DDRSS2/DDRSS3/SERDES2 should be avoided if software compatibility is desired with systems that use the 27mm package. Table 5-8. DDRSS3 Signal Descriptions SIGNAL NAME [1] ((3)) ((2)) PIN TYPE [2] DESCRIPTION [3] ALY PIN [4] AND PIN [4] DDR3_CKN IO DDRSS Differential Clock (negative) B25 DDR3_CKP IO DDRSS Differential Clock (positive) A24 DDR3_RESETn IO DDRSS Reset C23 DDR3_RET I DDR Retention Enable G27 DDR3_CA0 IO DDRSS Command Address D25 DDR3_CA1 IO DDRSS Command Address B23 DDR3_CA2 IO DDRSS Command Address D24 DDR3_CA3 IO DDRSS Command Address C24 AM69A, AM69 SPRSP92C – FEBRUARY 2023 – REVISED JUNE 2024 www.ti.com 96 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated Product Folder Links: AM69A AM69 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
