 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
AM69 датащи(PDF) 95 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM69 датащи(HTML) 95 Page - Texas Instruments |
|
|
95 / 312 page  Table 5-6. DDRSS1 Signal Descriptions (continued) SIGNAL NAME [1] ((2)) PIN TYPE [2] DESCRIPTION [3] ALY PIN [4] AND PIN [4] DDR1_DQS0N IO DDRSS Complimentary Data Strobe A17 C1 DDR1_DQS0P IO DDRSS Data Strobe A16 B1 DDR1_DQS1N IO DDRSS Complimentary Data Strobe A14 F1 DDR1_DQS1P IO DDRSS Data Strobe A13 E1 DDR1_DQS2N IO DDRSS Complimentary Data Strobe A9 K1 DDR1_DQS2P IO DDRSS Data Strobe A8 L1 DDR1_DQS3N IO DDRSS Complimentary Data Strobe A4 N1 DDR1_DQS3P IO DDRSS Data Strobe A3 P1 (1) An external 240 Ω ±1% resistor must be connected between this pin and VSS. No external voltage should be applied to this pin. (2) DDRSS0, DDRSS1, DDRSS2, and DDRSS3 must always be used in incremental order. For instance, when using a single LPDDR component, it must be connected to the DDR0_* interface. When using two LPDDR components, they must be connected to DDR0_* and DDR1_* interfaces, and so forth. Table 5-7. DDRSS2 Signal Descriptions SIGNAL NAME [1] ((3)) ((2)) PIN TYPE [2] DESCRIPTION [3] ALY PIN [4] AND PIN [4] DDR2_CKN IO DDRSS Differential Clock (negative) K1 DDR2_CKP IO DDRSS Differential Clock (positive) L2 DDR2_RESETn IO DDRSS Reset J5 DDR2_RET I DDR Retention Enable L8 DDR2_CA0 IO DDRS Command Address K3 DDR2_CA1 IO DDRS Command Address L3 DDR2_CA2 IO DDRS Command Address K5 DDR2_CA3 IO DDRS Command Address L4 DDR2_CA4 IO DDRS Command Address K4 DDR2_CA5 IO DDRS Command Address L7 DDR2_CAL0 (1) A DDRSS IO Pad Calibration Resistor U7 DDR2_CKE0 IO DDR Clock Enable L6 DDR2_CKE1 IO DDR Clock Enable J2 DDR2_CSn0_0 IO DDRSS Chip Select J3 DDR2_CSn0_1 IO DDRSS Chip Select J6 DDR2_CSn1_0 IO DDRSS Chip Select J7 DDR2_CSn1_1 IO DDRSS Chip Select K7 DDR2_DM0 IO DDRSS Data Mask T2 DDR2_DM1 IO DDRSS Data Mask M6 DDR2_DM2 IO DDRSS Data Mask G4 DDR2_DM3 IO DDRSS Data Mask D5 DDR2_DQ0 IO DDRSS Data T4 DDR2_DQ1 IO DDRSS Data R6 DDR2_DQ2 IO DDRSS Data R3 DDR2_DQ3 IO DDRSS Data R4 DDR2_DQ4 IO DDRSS Data P6 DDR2_DQ5 IO DDRSS Data P5 DDR2_DQ6 IO DDRSS Data T5 DDR2_DQ7 IO DDRSS Data R7 DDR2_DQ8 IO DDRSS Data N2 DDR2_DQ9 IO DDRSS Data N4 www.ti.com AM69A, AM69 SPRSP92C – FEBRUARY 2023 – REVISED JUNE 2024 Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 95 Product Folder Links: AM69A AM69 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
