поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

MPC5200B датащи(PDF) 34 Page - Freescale Semiconductor, Inc

номер детали MPC5200B
подробное описание детали  SDRAM/DDR Memory Controller
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5200B датащи(HTML) 34 Page - Freescale Semiconductor, Inc

Back Button MPC5200B Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 32Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 33Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 34Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 35Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 36Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 37Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 38Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 78 page
background image
MPC5200B Data Sheet, Rev. 1
Electrical and Thermal Characteristics
Freescale Semiconductor
34
Figure 15. Multiword DMA Timing
NOTE
The direction of signal assertion is towards the top of the page, and the
direction of negation is towards the bottom of the page, irrespective of the
electrical properties of the signal.
Table 29. Ultra DMA Timing Specification
Sym
MODE 0
(ns)
MODE 1
(ns)
MODE 2
(ns)
Comment
SpecID
Min
Max
Min
Max
Min
Max
tCYC
114
—
75
—
55
—
Cycle time allowing for asymmetry and clock
variations from STROBE edge to STROBE edge
A8.26
t 2CYC
235
—
156
—
117
—
Two-cycle time allowing for clock variations, from
rising edge to next rising edge or from falling edge to
next falling edge of STROBE.
A8.27
t DS
15
—
10
—
7
—
Data setup time at recipient.
A8.28
t DH
5—5—5—
Data hold time at recipient.
A8.29
t DVS
70
—
48
—
34
—
Data valid setup time at sender, to STROBE edge.
A8.30
t DVH
6
—
6
—
6
—
Data valid hold time at sender, from STROBE edge.
A8.31
t FS
0
230
0
200
0
170
First STROBE time for drive to first negate DSTROBE
from STOP during a data-in burst.
A8.32
t LI
015001500150
Limited Interlock time.
A8.33
t MLI
20
—
20
—
20
—
Interlock time with minimum.
A8.34
t0
tC
tE
tI
tD
tF
tH
tG
tJ
DMARQ
RDATA
WDATA
(Drive)
(Host)
(Host)
(Drive)
(Host)
tL
tK
DMACK
DIOR
DIOW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com