IA186EM-PQF100I-R datasheet(48/133 Pages) INNOVASIC

поискавой системы для электроныых деталей

IA186EM-PQF100I-R датащи(PDF) 48 Page - InnovASIC, Inc

48 / 133 page

IA186EM/IA188EM

Data Sheet

8/16-BIT Microcontrollers

As of Production Version -03

(PB = 1). This bit is reset to 0 when the SDEN output is not active (DE1-DE0 in the SSC register are

00h).

DR/DT (bit 1) – Data Receive/Transmit Complete. This bit is set to a 1 when the transmission of data

bit 7 is completed (SCLK rising edge) during a transmit or receive operation. This bit is reset by a

read of the SSR register, when either the SSD0 or SSD1 register is written, when the SSS register is

read (unless the SSI completes an operation and sets the bit in the same cycle), or when both SDEN0

and SDEN1 become inactive.

PB (bit 0) SSI Port busy. This bit indicates that a data transmit or receive is occurring when it is set

to 1. When set to 0 it indicates that the port is ready to transmit or receive data.

3737 Princeton NE, Ste 130 • Albuquerque, NM 87107 • Tel 505.883.5263 • Fax 505.883.5477 • www.Innovasic.com

Вашему бизинису помогли Аллдатащит? [ DONATE ]
Что такое Аллдатащит \| реклама \| контакт \| Конфиденциальность \| Ссылка на техническое описание \| обмен ссыками \| поиск по производителю All Rights Reserved©Alldatasheet.com
Mirror Sites English : Alldatasheet.com \| English : Alldatasheet.net \| Chinese : Alldatasheetcn.com \| German : Alldatasheetde.com \| Japanese : Alldatasheet.jp Russian : Alldatasheetru.com \| Korean : Alldatasheet.co.kr \| Spanish : Alldatasheet.es \| French : Alldatasheet.fr \| Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com \| Polish : Alldatasheet.pl \| Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in \| Mexican : Alldatasheet.com.mx \| British : Alldatasheet.co.uk \| New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com \| icmetro.com

Вашему бизинису помогли Аллдатащит? [ DONATE ]

Family Site : ic2ic.com | icmetro.com