поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST10F276 датащи(PDF) 169 Page - STMicroelectronics

номер детали ST10F276
подробное описание детали  16-bit MCU with MAC unit, 832 Kbyte Flash memory and 68 Kbyte RAM
PDF  229 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F276 датащи(HTML) 169 Page - STMicroelectronics

Back Button ST10F276 Datasheet HTML 165Page - STMicroelectronics ST10F276 Datasheet HTML 166Page - STMicroelectronics ST10F276 Datasheet HTML 167Page - STMicroelectronics ST10F276 Datasheet HTML 168Page - STMicroelectronics ST10F276 Datasheet HTML 169Page - STMicroelectronics ST10F276 Datasheet HTML 170Page - STMicroelectronics ST10F276 Datasheet HTML 171Page - STMicroelectronics ST10F276 Datasheet HTML 172Page - STMicroelectronics ST10F276 Datasheet HTML 173Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 169 / 229 page
background image
ST10F276
Register set
169/229
BUSCON4 (FF1Ah / 8Dh)
SFR
Reset value: 0000h
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
CSWEN4 CSREN4 RDYPOL4 RDYEN4
-
BUSACT4 ALECTL4
-
BTYP
MTTC4 RWDC4
MCTC
RW
RW
RW
RW
RW
RW
RW
RW
RW
Table 78.
BUSCON4 description
Bit
Function
MCTC
Memory cycle time control (number of memory cycle time wait-states)
’0000’: 15 wait-states (Number of wait-states = 15 - [MCTC]).
. . .
’1111’: No wait-states.
RWDCx
Read/Write delay control for BUSCONx
‘0’: With read/write delay, the CPU inserts 1 TCL after falling edge of ALE.
‘1’: No read/write delay, RW is activated after falling edge of ALE.
MTTCx
Memory tristate time control
‘0’: 1 wait-state.
‘1’: No wait-state.
BTYP
External bus configuration
’00’: 8-bit Demultiplexed Bus
’01’: 8-bit Multiplexed Bus
’10’: 16-bit Demultiplexed Bus
’11’: 16-bit Multiplexed Bus
Note: For BUSCON0 BTYP is defined via PORT0 during reset.
ALECTLx
ALE lengthening control
‘0’: Normal ALE signal.
‘1’: Lengthened ALE signal.
BUSACTx
Bus active control
‘0’: External bus disabled.
‘1’: External bus enabled (within the respective address window, see ADDRSEL).
RDYENx
Ready input enable
‘0’: External bus cycle is controlled by bit field MCTC only.
‘1’: External bus cycle is controlled by the READY input signal.
RDYPOLx
Ready active level control
‘0’: Active level on the READY pin is low, bus cycle terminates with a ‘0’ on READY
pin.
‘1’: Active level on the READY pin is high, bus cycle terminates with a ‘1’ on
READY pin.
CSRENx
Read chip select enable
‘0’: The CS signal is independent of the read command (RD).
‘1’: The CS signal is generated for the duration of the read command.
CSWENx
Write chip select enable
‘0’: The CS signal is independent of the write command (WR, WRL, WRH).
‘1’: The CS signal is generated for the duration of the write command.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com