PCF2105MUSLASH2 datasheet(6/48 Pages) PHILIPS

6 / 48 page

1998 Jul 30

Philips Semiconductors

Product speciﬁcation

LCD controller/driver

PCF2105

7.8

OSC: oscillator

When the on-chip oscillator is used, pad OSC must be

connected to VDD. An external clock signal, if used, is input

at pad OSC.

7.9

SCL: serial clock line

Pad SCL is input for the I2C-bus clock signal.

7.10

SDA: serial data line

Pad SDA is input/output for the I2C-bus data line.

7.11

SA0: address input

The hardware subaddress line is used to program the

device subaddress for 2 different PCF2105s on the same

I2C-bus.

7.12

T1: test input

Pad T1 must be connected to VSS. Not user accessible.

FUNCTIONAL DESCRIPTION

Figure 1 shows the block diagram for the PCF2105.

Details are explained in subsequent sections.

8.1

LCD bias voltage generator

The intermediate bias voltages for the LCD are generated

on-chip. This removes the need for an external resistive

bias chain and significantly reduces the system power

consumption. The optimum levels depend on the multiplex

(MUX) rate and are selected automatically when the

number of lines in the display is defined.

The optimum value of the LCD operating voltage VOP

depends on the MUX rate, the LCD threshold voltage Vth

and the number of bias levels. The relationships, together

with the discrimination ratio (D) are given in Table 1.

Using a 5-level bias scheme for MUX rate 1 : 16 allows

VOP < 5 V for most LCDs. The effect on the display

contrast is negligible.

Table 1

Optimum values for VOP

MUX

RATE

NUMBER

OF BIAS

LEVELS

1 : 16

3.67

1.277

1 : 32

5.19

1.196

----------

off

---------

8.2

Oscillator

The on-chip oscillator provides the clock signal for the

display system. No external components are required.

Pad OSC must be connected to VDD.

8.3

External clock

If an external clock is to be used, it must be input at

pad OSC. The resulting display frame frequency is given

A clock signal must always be present, otherwise the LCD

may be frozen in a DC state.

8.4

Power-on reset

The Power-on reset block initializes the chip after

power-on or power failure.

8.5

Registers

The PCF2105 has two 8-bit registers, an Instruction

Select (RS) signal determines which register will be

accessed.

The IR stores instruction codes such as ‘clear display’ and

‘cursor shift’, and address information for the DDRAM

and CGRAM. The system controller can write data to but

can not read data from the instruction register.

The DR temporarily stores data to be read from the

DDRAM and CGRAM. When reading, data from the

DDRAM or CGRAM (corresponding to the address in the

address counter) is written to the DR prior to being read by

the ‘read data’ instruction.

8.6

Busy ﬂag

The Busy Flag (BF) indicates the free or busy status of the

PCF2105. Bit BF = 1 indicates that the chip is busy and

further instructions will not be accepted. The BF is output

at pad DB7 when bit RS = 0 and bit R/W = 1. Instructions

should only be written after checking that BF = 0 or waiting

for the required number of clock cycles.

8.7

Address Counter (AC)

The AC assigns addresses to the DDRAM and CGRAM for

reading and writing and is set by the instructions ‘set

CGRAM address’ and ‘set DDRAM address’. After a

read/write operation the AC is automatically incremented

or decremented by 1. The AC contents are output to the

bus (pads DB6 to DB0) when bit RS = 0 and bit R/W =1.

frame

osc

2304

-------------

PCF2105MU/2 датащи(PDF) 6 Page - NXP Semiconductors

PCF2105MU/2 датащи(HTML) 6 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

датащи скачать

ссылки URL