PCF2105MUSLASH2 datasheet(5/48 Pages) PHILIPS

5 / 48 page

1998 Jul 30

Philips Semiconductors

Product speciﬁcation

LCD controller/driver

PCF2105

PINNING

SYMBOL

PAD

I/O

DESCRIPTION

OSC

oscillator/external clock input

VDD

−

logic supply voltage

SA0

I2C-bus address selection input

VSS

−

logic ground

R8 to R5

5 to 8

LCD row driver outputs

R32 to R29

9 to 12

LCD row driver outputs

R24 to R17

13 to 20

LCD row driver outputs

C60 to C1

21 to 80

LCD column driver outputs

R9 to R16

81 to 88

LCD row driver outputs

R25 to R28

89 to 92

LCD row driver outputs

R1 to R4

93 to 96

LCD row driver outputs

SCL

I2C-bus serial clock input

data bus clock input

R/W

100

read/write input

101

test input

DB7 to DB0

102 to 109

I/O

8-bit bidirectional data bus input/output

SDA

110

I/O

I2C-bus serial data input/output

VLCD

111

LCD supply voltage input

PAD FUNCTIONS

7.1

RS: Register Select (parallel control)

Bit RS selects the register to be accessed for read and

write when the device is controlled by the parallel interface.

RS = 0 selects the instruction register for write and the

busy flag and address counter for read. RS = 1 selects the

data register for both read and write. There is an internal

pull-up resistor on pad RS.

7.2

R/W: read/write (parallel control)

R/W selects either the read (R/W = 1) or write (R/W=0)

operation when control is by the parallel interface. There is

an internal pull-up resistor on pad R/W.

7.3

E: data bus clock (parallel control)

Pad E should be HIGH to signal the start of a read or write

operation when the device is controlled by the parallel

interface. Data is clocked in or out of the chip on the falling

edge of the clock. Note that pad E must be connected to

VSS (logic 0) when I2C-bus control is used.

7.4

DB7 to DB0: data bus (parallel control)

The bidirectional, 3-state data bus transfers data between

the system controller and the PCF2105. DB7 acts as the

busy flag, signalling that internal operations are not yet

completed. In 4-bit operations, DB7 to DB4 are used and

DB3 to DB0 must be left open-circuit. There is an internal

pull-up resistor on each of the data lines. Note that

pads DB7 to DB0 must be left open-circuit when I2C-bus

control is used.

7.5

C60 to C1: column driver outputs

Pads C60 to C1 output the data for pairs of columns.

This arrangement permits optimized Chip-On-Glass

(COG) layout for 4-line by 12 characters.

7.6

R32 to R1: row driver outputs

Pads R32 to R1 output the row select waveforms to the

left and right halves of the display.

7.7

VLCD: LCD power supply

Negative power supply for the liquid crystal display.

PCF2105MU/2 датащи(PDF) 5 Page - NXP Semiconductors

PCF2105MU/2 датащи(HTML) 5 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

датащи скачать

ссылки URL