поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AM29BDS640G датащи(PDF) 30 Page - Advanced Micro Devices

номер детали AM29BDS640G
подробное описание детали  64 Megabit (4 M x 16-Bit), 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMD [Advanced Micro Devices]
домашняя страница  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM29BDS640G датащи(HTML) 30 Page - Advanced Micro Devices

Back Button AM29BDS640G Datasheet HTML 26Page - Advanced Micro Devices AM29BDS640G Datasheet HTML 27Page - Advanced Micro Devices AM29BDS640G Datasheet HTML 28Page - Advanced Micro Devices AM29BDS640G Datasheet HTML 29Page - Advanced Micro Devices AM29BDS640G Datasheet HTML 30Page - Advanced Micro Devices AM29BDS640G Datasheet HTML 31Page - Advanced Micro Devices AM29BDS640G Datasheet HTML 32Page - Advanced Micro Devices AM29BDS640G Datasheet HTML 33Page - Advanced Micro Devices AM29BDS640G Datasheet HTML 34Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 77 page
background image
28
Am29BDS640G
25903C2 May 9, 2006
Data
Sheet
Table 8. Programmable Wait State Settings
Notes:
1. Upon power-up or hardware reset, the default setting is seven wait states.
2. RDY will default to being active with data when the Wait State Setting is set to a
total initial access cycle of 2.
3. Assumes even address.
It is recommended that the wait state command sequence be written, even if the
default wait state value is desired, to ensure the device is set as expected. A
hardware reset will set the wait state to the default setting.
Reduced Wait-State Handshaking Option
If the device is equipped with the reduced wait-state handshaking option, the
host system should set address bits A14–A12 to 010 for a clock frequency of 40
MHz or to 011 for a clock frequency of 54 MHz for the system/device to execute
at maximum speed.
Table 9 describes the typical number of clock cycles (wait states) for various
conditions.
Table 9. Initial Access Cycles vs. Frequency
Note: In the 8-, 16- and 32-word burst read modes, the address pointer does not
cross 64-word boundaries (addresses which are multiples of 3Fh).
The autoselect function allows the host system to determine whether the flash
device is enabled for reduced wait-state handshaking. See the “Autoselect Com-
mand Sequence” section for more information.
A14
A13
A12
Total Initial
Access Cycles
0002
0013
0104
0115
1006
1017
System
Frequency
Range
Even
Initial
Addr.
Odd
Initial
Addr.
Even
Initial
Addr.
with
Boundary
Odd Initial
Addr.
with
Boundary
Device Speed
Rating
6–11 MHz
2
2
3
4
40 MHz
12–23 MHz
2
3
4
5
24–33 MHz
3
4
5
6
34–40 MHz
4
5
6
7
40–47 MHz
4
5
6
7
54 MHz
48–54 MHz
5
6
7
8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com