| поискавой системы для электроныых деталей |
|
ES9842PRO датащи(PDF) 164 Page - ESS Technology,Inc |
|
|
|||||||||||||||||||||||||||||
ES9842PRO датащи(HTML) 164 Page - ESS Technology,Inc |
|
164 / 167 page ![]() CONFIDENTIAL ADVANCE INFORMATION ES9842 PRO Product Datasheet 164 VERSION 0.5 ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM TDM Slave FS=48kHz, 4 Channel TDM (Left Justified), MCLK=49.152MHz w 0x48 193 0x01; //SEL_SYSCLK_IN = 00 (XTAL), EN_ANA_CLKIN = 1 //w 0x48 193 0x05; //SEL_SYSCLK_IN = 10 (ACLK), EN_ANA_CLKIN = 1 w 0x48 194 0x01; //SEL_CLK_DIV = 1/2 (sets ADC CLK rate, must be 22 or 24MHz) w 0 0x40; //OUTPUT_SEL = 10 (TDM) w 2 0x07; //SELECT_ADC_NUM = 7 for 48k/44.1k, 3 for 96k, 1 for 192k w 3 0x01; //SELECT_IADC_NUM = 1, should match SEL_CLK_DIV w 8 0x00; //MASTER_BCK_DIV1 = 0, MASTER_MODE_ENABLE = 0 w 9 0x00; //master mode is disabled w 10 0x03; //TDMLJ format: TDM_LJ = 1, TDM_VALID_EDGE = 0, ENABLE_TDM_CLK = 1 w 11 0x03; //TDM_CH_NUM = 3 (# of channels = 1 + TDM_CH_NUM) w 12 0x00; //TDM_LINE_SEL_CH1: 00 (GPIO3), TDM_SLOT_SEL_CH1: 0 (slot 0) w 13 0x01; //TDM_LINE_SEL_CH2: 00 (GPIO3), TDM_SLOT_SEL_CH2: 1 (slot 1) w 14 0x02; //TDM_LINE_SEL_CH3: 00 (GPIO3), TDM_SLOT_SEL_CH3: 2 (slot 2) w 15 0x03; //TDM_LINE_SEL_CH4: 00 (GPIO3), TDM_SLOT_SEL_CH4: 3 (slot 3) w 23 0x0A; //FS_PHASE = 10 w 33 0x95; //TDM format LJ requires SYNC_POSEDGE_FRAME = 1 //GPIO enabling w 74 0x11; //GPIO1_CFG and GPIO2_CFG set to AUX input (clocks in) w 75 0x02; //GPIO3_CFG set to AUX output (data out) w 86 0x03; //GPIO1_SDB and GPIO2_SDB input enabled w 88 0x0C; //GPIO3_OE and GPIO4_OE output enabled //ADC CONFIG w 63 0xBB; //adc ch1 config w 64 0x38; w 65 0xBB; //adc ch2 config w 66 0x38; w 67 0xBB; //adc ch3 config w 68 0x38; w 69 0xBB; //adc ch4 config w 70 0x38; w 71 0xFF; //set common mode to 3 //ADC filter and datapath registers w 113 0x98; //ADC1_FILTER_SHAPE = Minimum phase slow roll off w 130 0x98; //ADC2_FILTER_SHAPE = Minimum phase slow roll off w 147 0x98; //ADC3_FILTER_SHAPE = Minimum phase slow roll off w 164 0x98; //ADC4_FILTER_SHAPE = Minimum phase slow roll off //Enable ADC w 1 0xFF; //ENABLE_ADC_CH and ENABLE_DATA_IN_CH |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |