поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ES9826 датащи(PDF) 22 Page - ESS Technology,Inc

номер детали ES9826
подробное описание детали  32-bit High performance 2 Channel ADC w/PGA
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ESS [ESS Technology,Inc]
домашняя страница  http://www.esstech.com
Logo ESS - ESS Technology,Inc

ES9826 датащи(HTML) 22 Page - ESS Technology,Inc

Back Button ES9826 Datasheet HTML 18Page - ESS Technology,Inc ES9826 Datasheet HTML 19Page - ESS Technology,Inc ES9826 Datasheet HTML 20Page - ESS Technology,Inc ES9826 Datasheet HTML 21Page - ESS Technology,Inc ES9826 Datasheet HTML 22Page - ESS Technology,Inc ES9826 Datasheet HTML 23Page - ESS Technology,Inc ES9826 Datasheet HTML 24Page - ESS Technology,Inc ES9826 Datasheet HTML 25Page - ESS Technology,Inc ES9826 Datasheet HTML 26Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 88 page
background image
ES9826 Datasheet
VERSION 0.1.2
ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 • WWW.ESSTECH.COM
22
GPIO Configuration
GPIOs 3 to 6 have 16 configurable modes set by GPIO#_CFG. The table below shows the available configurations:
GPIO_CFG
Function
Input /
Output
GPIO3 GPIO4 GPIO5 GPIO6
Description
4’d0
Analog
Shutdown
-
Shutdown
Output shutdown
4’d1
AUX Input
I
N/A
PDM
DATA
N/A
N/A
GPIO4 is PDM DATA input.
4’d2
AUX Output
O
PCM
DATA
N/A
PDM
CLK
N/A
GPIO5 is PDM CLK output in PDM
mode.
GPIO3 is PCM DATA in PCM mode.
4’d3
RESERVED
O
N/A
4’d4
RESERVED
O
N/A
4’d5
CH1 Peak
Interrupt
O
CH1 Peak Interrupt
Interrupt status of Ch1 peak detector.
4’d6
CH2 Peak
Interrupt
O
CH2 Peak Interrupt
Interrupt status of Ch2 peak detector.
4’d7
OR of all
interrupts
O
OR of all unmasked interrupts
OR of ARE and Peak detect interrupts.
4’d8
S/PDIF data
stream
O
S/PDIF data stream
S/PDIF output format.
Requires ENABLE_SPDIF_ENCODE =
1.
4’d9
PWM Signal
O
PWM signal
PWM output. See PWM Signal for
formula.
4’d10
CH1 ARE
Interrupt
O
CH1 ARE Interrupt
CH1 ARE interrupt
4’d11
CH2 ARE
Interrupt
O
CH2 ARE Interrupt
CH2 ARE interrupt.
4’d12
CLK_IADC
O
CLK_IADC
Front-end decimation path clock. Should
ideally be run at 24.576MHz /
22.5792MHz.
4’d13
CLK_ADC
(128*FS Hz)
O
CLK_ADC
Back-end decimation path clock. Needs
to be run at 128*FS.
Note: 64*FS with ENABLE_2X_MODE.
4’d14
Output 0
O
Output 0
Output 0.
4’d15
Output 1
O
Output 1
Output 1.
Table 13 - GPIO Configuration function
Note: If PDM_INPUT_SEL is set, it will automatically output PDM CLK on GPIO5 and expect PDM data input on GPIO4.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com