поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS5535 датащи(PDF) 192 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали CS5535
подробное описание детали  Geode??CS5535 I/O Companion Multi-Function South Bridge
PDF  555 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS5535 датащи(HTML) 192 Page - National Semiconductor (TI)

Back Button CS5535 Datasheet HTML 188Page - National Semiconductor (TI) CS5535 Datasheet HTML 189Page - National Semiconductor (TI) CS5535 Datasheet HTML 190Page - National Semiconductor (TI) CS5535 Datasheet HTML 191Page - National Semiconductor (TI) CS5535 Datasheet HTML 192Page - National Semiconductor (TI) CS5535 Datasheet HTML 193Page - National Semiconductor (TI) CS5535 Datasheet HTML 194Page - National Semiconductor (TI) CS5535 Datasheet HTML 195Page - National Semiconductor (TI) CS5535 Datasheet HTML 196Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 192 / 555 page
background image
www.national.com
192
Revision 0.8
GLIU Register Descriptions (Continued)
39
RQCOMP_
ERR_FLAG
Request Comparator Error Flag. If high, records that an ERR was generated due to a
Request Comparator 0 (RQ_COMP_VAL, MSR 510100C0h) event. Write 1 to clear; writing
0 has no effect. RQCOMP_ERR_EN (bit 7) must be low to generate ERR and set flag.
38
RSVD
Reserved. Write as read.
37
STATCNT2_
ERR_FLAG
Statistic Counter 2 Error Flag. If high, records that an ERR was generated due to a Sta-
tistic Counter 2 (MSR 510100A8h) event. Write 1 to clear; writing 0 has no effect.
STATCNT2_ERR_EN (bit 5) must be low to generate ERR and set flag.
36
STATCNT1_
ERR_FLAG
Statistic Counter 1 Error Flag. If high, records that an ERR was generated due to a Sta-
tistic Counter 1 (MSR 510100A4h) event. Write 1 to clear; writing 0 has no effect.
STATCNT2_ERR_EN (bit 4) must be low to generate ERR and set flag.
35
STATCNT0_
ERR_FLAG
Statistic Counter 0 Error Flag. If high, records that an ERR was generated due to a Sta-
tistic Counter 0 (MSR 510100A4h) event. Write 1 to clear; writing 0 has no effect.
STATCNT0_ERR_EN (bit 3) must be low to generate ERR and set flag.
34
SSMI_ERR_
FLAG
SSMI Error Flag. If high, records that an ERR was generated due an unhandled SSMI
(synchronous error). Write 1 to clear; writing 0 has no effect. SSMI_ERR_EN (bit 2) must
be low to generate ERR and set flag. (Note 1)
33
UNEXP_ADD_
ERR_FLAG
Unexpected Address Error Flag. If high, records that an ERR was generated due an
unexpected address (synchronous error). Write 1 to clear; writing 0 has no effect.
UNEXP_ADD_ERR_EN (bit 1) must be low to generate ERR and set flag. (Note 1)
32
UNEXP_TYPE
_ERR_FLAG
Unexpected Type Error Flag. If high, records that an ERR was generated due an unex-
pected type (synchronous error). Write 1 to clear; writing 0 has no effect.
UNEXP_TYPE_ERR_EN (bit 0) must be low to generate ERR and set flag. (Note 1)
31:12
RSVD
Reserved. Write as read.
11
DACOMP_
ERR_EN
Data Comparator Error Enable. Write 0 to enable DACOMP_ERR_FLAG (bit 43) and to
allow a Data Comparator (DA_COMP_VAL_LO / DA_COMP_VAL_HI, MSR 510100D0h /
510100D1h) event to generate an ERR and set flag.
10:8
RSVD
Reserved. Write as read.
7RQCOMP_
ERR_EN
Request Comparator Error Enable. Write 0 to enable RQCOMP_ERR_FLAG (bit 39) and
to allow a Request Comparator (RQ_COMP_VAL, MSR 510100C0h) event to generate an
ERR.
6
RSVD
Reserved. Write as read.
5
STATCNT2_
ERR_EN
Statistic Counter 2 Error Enable. Write 0 to enable STATCNT2_ERR_FLAG (bit 37) and
to allow a Statistic Counter 2 (MSR 510100A8h) event to generate an ERR.
4
STATCNT1_
ERR_EN
Statistic Counter 1 Error Enable. Write 0 to enable STATCNT1_ERR_FLAG (bit 36) and
to allow a Statistic Counter 1 (MSR 510100A4h) event to generate an ERR.
3
STATCNT0_
ERR_EN
Statistic Counter 0 Error Enable. Write 0 to enable STATCNT0_ERR_FLAG (bit 35) and
to allow a Statistic Counter 0 (MSR 510100A0h) event to generate an ERR.
2
SSMI_ERR_
EN
SSMI Error Enable. Write 0 to enable SSMI_ERR_FLAG (bit 34) and to allow the unhan-
dled SSMI (synchronous error) event to generate an ERR.
1
UNEXP_ADD_
ERR_EN
Unexpected Address Error Enable. Write 0 to enable UNEXP_ADD_ERR_FLAG (bit 33)
and to allow the unexpected address (synchronous error) event to generate an ERR.
0
UNEXP_TYPE
_ERR_EN
Unexpected Type Error Enable. Write 0 to enable UNEXP_TYPE_ERR_FLAG (bit 32)
and to allow the unexpected type (synchronous error) event to generate an ERR.
Note 1. These are synchronous errors, that is, they do not result in the assertion of the GL Error signal but instead set the
Exception bit in the response packet.
GLIU_GLD_MSR_ERROR Bit Descriptions (Continued)
Bit
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com