NXP Semiconductors

PCA9574

8-bit I2C-bus and SMBus, level translating, low voltage GPIO with reset and interrupt

19 Revision history

Document ID

Release date

Data sheet status

Change notice

Supersedes

PCA9574 v.6.0

20230518

Product data sheet

202301013I

PCA9574 v.5

Modifications:

• Table 13: Updated VDD(IO) max

• Table 14: Updated VDD(IO) (Supplies), VIH and VOH (I/Os) max

• Updated Figure 15

• Replaced deprecated terms 'master' and 'slave' with 'controller' and 'target' respectively in accordance

with NXPs inclusive language policy

PCA9574 v.5

20140925

Product data sheet

-

PCA9574 v.4

PCA9574 v.4

20120425

Product data sheet

-

PCA9574 v.3

PCA9574 v.3

20110622

Product data sheet

-

PCA9574 v.2

PCA9574 v.2

20090727

Product data sheet

-

PCA9574 v.1

PCA9574 v.1

20080515

Product data sheet

-

-

Table 19. Revision history

PCA9574

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Product data sheet

Rev. 6.0 — 31 May 2023

25 / 29