поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MC68340 датащи(PDF) 41 Page - Freescale Semiconductor, Inc

номер детали MC68340
подробное описание детали  Integrated Processor with DMA User?셲 Manual
PDF  441 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68340 датащи(HTML) 41 Page - Freescale Semiconductor, Inc

Back Button MC68340 Datasheet HTML 37Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 38Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 39Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 40Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 41Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 42Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 43Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 44Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 45Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 441 page
background image
MOTOROLA
MC68340 USER’S MANUAL
2- 7
2.7.3 Data Strobe (
DS)
DS is an output timing signal that applies to the data bus. For a read cycle, the MC68340
asserts
DS and AS simultaneously to signal the external device to place data on the bus.
For a write cycle,
DS signals to the external device that the data to be written is valid. The
MC68340 asserts
DS approximately one clock cycle after the assertion of AS during a
write cycle.
2.7.4 Transfer Size (SIZ1, SIZ0)
These output signals are driven by the bus master to indicate the number of operand
bytes remaining to be transferred in the current bus cycle as noted in Table 2-4.
Table 2-4. SIZx Signal Encoding
SIZ1
SIZ0
Transfer Size
0
1
Byte
1
0
Word
1
1
Three Byte
0
0
Long Word
2.7.5 Read/Write (R/
W)
This active-high output signal is driven by the bus master to indicate the direction of a data
transfer on the bus. A logic one indicates a read from a slave device; a logic zero indicates
a write to a slave device.
2.8 BUS ARBITRATION SIGNALS
The following signals are the bus arbitration control signals used to determine the bus
master. Refer to Section 3 Bus Operation for more information on these signals.
2.8.1 Bus Request (
BR)
This active-low input signal indicates that an external device needs to become the bus
master.
2.8.2 Bus Grant (
BG)
Assertion of this active-low output signal indicates that the MC68340 has relinquished the
bus.
2.8.3 Bus Grant Acknowledge
(BGACK)
Assertion of this active-low input indicates that an external device has become the bus
master.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com