поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

MPC850 датащи(PDF) 56 Page - Freescale Semiconductor, Inc

номер детали MPC850
подробное описание детали  PowerQUICC™ Integrated Communications Processor Hardware Specifications
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC850 датащи(HTML) 56 Page - Freescale Semiconductor, Inc

Back Button MPC850 Datasheet HTML 52Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 53Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 54Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 58Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 59Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 60Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 72 page
background image
MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2
56
Freescale Semiconductor
CPM Electrical Characteristics
Figure 55. Ethernet Transmit Timing Diagram
8.8
SMC Transparent AC Electrical Specifications
Figure 21 provides the SMC transparent timings as shown in Figure 56.
Table 21. Serial Management Controller Timing
Num
Characteristic
All Frequencies
Unit
Min
Max
150
SMCLKx clock period 1
1
The ratio SyncCLK/SMCLKx must be greater or equal to 2/1.
100.00
—
ns
151
SMCLKx width low
50.00
—
ns
151a
SMCLKx width high
50.00
—
ns
152
SMCLKx rise/fall time
—
15.00
ns
153
SMTXDx active delay (from SMCLKx falling edge)
10.00
50.00
ns
154
SMRXDx/SMSYNx setup time
20.00
—
ns
155
SMRXDx/SMSYNx hold time
5.00
—
ns
TCLKx
128
TxDx
(Output)
128
TENA(RTSx)
(Input)
NOTES:
Transmit clock invert (TCI) bit in GSMR is set.
If RENA is deasserted before TENA, or RENA is not asserted at all during transmit, then the
CSL bit is set in the buffer descriptor at the end of the frame transmission.
1.
2.
RENA(CDx)
(Input)
133
134
132
131
130
129
(NOTE 2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com