поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC7448 датащи(PDF) 55 Page - Freescale Semiconductor, Inc

номер детали MPC7448
подробное описание детали  RISC Microprocessor Hardware Specifications
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC7448 датащи(HTML) 55 Page - Freescale Semiconductor, Inc

Back Button MPC7448 Datasheet HTML 51Page - Freescale Semiconductor, Inc MPC7448 Datasheet HTML 52Page - Freescale Semiconductor, Inc MPC7448 Datasheet HTML 53Page - Freescale Semiconductor, Inc MPC7448 Datasheet HTML 54Page - Freescale Semiconductor, Inc MPC7448 Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC7448 Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC7448 Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC7448 Datasheet HTML 58Page - Freescale Semiconductor, Inc MPC7448 Datasheet HTML 59Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 60 page
background image
MPC7448 RISC Microprocessor Hardware Specifications, Rev. 3
Freescale Semiconductor
55
System Design Information
9.7.5.3
Minimum Core Frequency Requirements with DFS
In many systems, enabling DFS can result in very low processor core frequencies. However, care must be
taken to ensure that the resulting processor core frequency is within the limits specified in Table 8. Proper
operation of the device is not guaranteed at core frequencies below the specified minimum fcore.
28x
111010
14x
110010
7x
001000
Notes:
1. DFS mode is not supported for this combination of DFS mode and PLL_CFG[0:5] setting. As a result, the processor
will ignore these settings and remain at the previous multiplier, as reflected by the HID1[PC0-PC5] bits.
2. Though supported by the MPC7448 clock circuitry, multipliers of
n.25x and n.75x cannot be expressed as valid PLL
configuration codes. As a result, the values displayed in HID1[PC0-PC5] are rounded down to the nearest valid PLL
configuration code. However, the actual bus-to-core multiplier is as stated in this table.
3. Note that in the HID1 register of the MPC7448, the PC0, PC1, PC2, PC3, PC4, and PC5 bits are bits 15, 16, 17, 18,
19, and 14 (respectively). See the
MPC7450 RISC Microprocessor Reference Manual for more information.
4. Special considerations regarding snooped transactions must be observed for bus-to-core multipliers less than 5x.
See the
MPC7450 RISC Microprocessor Reference Manual for more information.
Table 16. Valid Divide Ratio Configurations (continued)
DFS mode disabled
DFS divide-by-2 mode enabled
(HID1[DFS2] = 1 or DFS2 =0)
DFS divide-by-4 mode enabled
(HID1[DFS4] = 1 or DFS4 =0)
Bus-to-Core Multiplier
Configured by
PLL_CFG[0:5]
(see Table 12)
HID1[PC0-5] 3
Bus-to-Core
Multiplier
HID1[PC0-5] 3
Bus-to-Core
Multiplier
HID1[PC0-5] 3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com