поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ICS9LPRS355 датащи(PDF) 19 Page - Renesas Technology Corp

номер детали ICS9LPRS355
подробное описание детали  64-pin CK505 w/Fully Integrated Voltage Regulator Integrated Series Resistor
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS9LPRS355 датащи(HTML) 19 Page - Renesas Technology Corp

Back Button ICS9LPRS355 Datasheet HTML 15Page - Renesas Technology Corp ICS9LPRS355 Datasheet HTML 16Page - Renesas Technology Corp ICS9LPRS355 Datasheet HTML 17Page - Renesas Technology Corp ICS9LPRS355 Datasheet HTML 18Page - Renesas Technology Corp ICS9LPRS355 Datasheet HTML 19Page - Renesas Technology Corp ICS9LPRS355 Datasheet HTML 20Page - Renesas Technology Corp ICS9LPRS355 Datasheet HTML 21Page - Renesas Technology Corp ICS9LPRS355 Datasheet HTML 22Page - Renesas Technology Corp ICS9LPRS355 Datasheet HTML 23Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 28 page
background image
19
ICS9LPRS355
Datasheet
1205—06/24/14
Byte 0 FS Readback and PLL Selection Register
Bit
Pin
Name
Description
Type
0
1
Default
7
-
FSLC
CPU Freq. Sel. Bit (Most Significant)
R
Latch
6
-
FSLB
CPU Freq. Sel. Bit
R
Latch
5
-
FSLA
CPU Freq. Sel. Bit (Least Significant)
R
Latch
4-
iAMT_EN
Set via SMBus or dynamically by CK505 if detects
dynamic M1
RW
(Sticky
Bit)
Legacy Mode
iAMT Enabled
0
3
Reserved
Reserved
RW
0
2
-
SRC_Main_SEL
Select source for SRC Main
RW
SRC Main = PLL1 SRC Main = PLL3
0
1
-
SATA_SEL
Select source for SATA clock
RW
SATA =
SRC_Main
SATA = PLL2
0
0
-
PD_Restore
If config saved, on deassert return to last known
state else clear all config as if cold power on and go
to latches open state
RW
Configuration Not
Saved
Configuration
Saved
1
Byte 1 DOT96 Select and PLL3 Quick Config Register
Bit
Pin
Name
Description
Type
0
1
Default
7
13/14
SRC0_SEL
Select SRC0 or DOT96
R
SRC0
DOT96
Note 1
6
-
PLL1_SSC_SEL
Select 0.5% down or center SSC
RW
Down spread
Center spread
0
5
Reserved
RW
0
4
17/18
PLL3_CF3
PLL3 Quick Config Bit 3
RW
0
3
PLL3_CF2
PLL3 Quick Config Bit 2
RW
0
2
PLL3_CF1
PLL3 Quick Config Bit 1
RW
1
1
PLL3_CF0
PLL3 Quick Config Bit 0
RW
0
0
PCI_SEL
PCI_SEL
RW
PCI from PLL1
PCI from PLL3
1
Note 1 : When 27_Select pin = 0, B1b7 PWD = 1, , when 27_Select pin = 1, PWD = 0
Byte 2 Output Enable Register
Bit
Pin
Name
Description
Type
0
1
Default
7REF_OE
Output enable for REF, if disabled output is tri-
stated
RW
Output Disabled
Output Enabled
1
6
USB_OE
Output enable for USB
RW
Output Disabled
Output Enabled
1
5
PCIF5_OE
Output enable for PCI5
RW
Output Disabled
Output Enabled
1
4
PCI4_OE
Output enable for PCI4
RW
Output Disabled
Output Enabled
1
3
PCI3_OE
Output enable for PCI3
RW
Output Disabled
Output Enabled
1
2
PCI2_OE
Output enable for PCI2
RW
Output Disabled
Output Enabled
1
1
PCI1_OE
Output enable for PCI1
RW
Output Disabled
Output Enabled
1
0
PCI0_OE
Output enable for PCI0
RW
Output Disabled
Output Enabled
1
Byte 3 Output Enable Register
Bit
Pin
Name
Description
Type
0
1
Default
7
SRC11_OE
Output enable for SRC11
RW
Output Disabled
Output Enabled
1
6
SRC10_OE
Output enable for SRC10
RW
Output Disabled
Output Enabled
1
5
SRC9_OE
Output enable for SRC9
RW
Output Disabled
Output Enabled
1
4
SRC8/ITP_OE
Output enable for SRC8 or ITP
RW
Output Disabled
Output Enabled
1
3
SRC7_OE
Output enable for SRC7
RW
Output Disabled
Output Enabled
1
2
SRC6_OE
Output enable for SRC6
RW
Output Disabled
Output Enabled
1
1
Reserved
Reserved
RW
Output Disabled
Output Enabled
1
0
SRC4_OE
Output enable for SRC4
RW
Output Disabled
Output Enabled
1
Byte 4 Output Enable and Spread Spectrum Disable Register
Bit
Pin
Name
Description
Type
0
1
Default
7
SRC3_OE
Output enable for SRC3
RW
Output Disabled
Output Enabled
1
6
SATA/SRC2_OE
Output enable for SATA/SRC2
RW
Output Disabled
Output Enabled
1
5
SRC1_OE
Output enable for SRC1
RW
Output Disabled
Output Enabled
1
4
SRC0/DOT96_OE
Output enable for SRC0/DOT96
RW
Output Disabled
Output Enabled
1
3
CPU1_OE
Output enable for CPU1
RW
Output Disabled
Output Enabled
1
2
CPU0_OE
Output enable for CPU0
RW
Output Disabled
Output Enabled
1
1
PLL1_SSC_ON
Enable PLL1's spread modulation
RW
Spread Disabled
Spread Enabled
1
0
PLL3_SSC_ON
Enable PLL3's spread modulation
RW
Spread Disabled
Spread Enabled
1
See Table 1 : CPU Frequency Select
Table
See Table 2: pin17, 18 Configuration
Only applies if Byte 0, bit 2 = 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com