поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC604EC/D датащи(PDF) 25 Page - NXP Semiconductors

номер детали MPC604EC/D
подробное описание детали  PowerPC 604™ RISC Microprocessor Hardware Specifications
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC604EC/D датащи(HTML) 25 Page - NXP Semiconductors

Back Button MPC604EC/D Datasheet HTML 21Page - NXP Semiconductors MPC604EC/D Datasheet HTML 22Page - NXP Semiconductors MPC604EC/D Datasheet HTML 23Page - NXP Semiconductors MPC604EC/D Datasheet HTML 24Page - NXP Semiconductors MPC604EC/D Datasheet HTML 25Page - NXP Semiconductors MPC604EC/D Datasheet HTML 26Page - NXP Semiconductors MPC604EC/D Datasheet HTML 27Page - NXP Semiconductors MPC604EC/D Datasheet HTML 28Page - NXP Semiconductors MPC604EC/D Datasheet HTML 29Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 32 page
background image
604 Hardware Specifications
25
Preliminary/Subject to Change without Notice
1.7 System Design Information
This section provides electrical and thermal design recommendations for successful application of the 604.
1.7.1 PLL Configuration
The SYSCLK input determines the external bus frequency at which the 604 will operate. The internal PLL
can be configured to provide an internal (processor core) frequency that is a multiple of the external bus
clock frequency. The PLL is configured by the PLL_CFG0–PLL_CFG3 signals. For a given SYSCLK (bus)
frequency, the PLL configuration signals set the internal CPU frequency of operation as shown in Table 12.
Table 12. PLL Configuration
Bus, CPU and VCO Frequencies
PLL_CFG0
to
PLL_CFG3
CPU/
SYSCLK
Ratio
Bus
16.6 MHz
Bus
20 MHz
Bus
25 MHz
Bus
33.3 MHz
Bus
40 MHz
Bus
50 MHz
Bus
60 MHz
Bus
66.6 MHz
0001
1:1
50
(200)
60
(240)
66.6
(266)
0100
2:1
100
(200)
120
(240)
133
(266)
0101
2:1
50
(200)
66.6
(266)
80
(320)
——
1000
3:1
100
(200)
120
(240)
150
(300)
——
1001
3:1
50
(200)
60
(240)
75
(300)
1100
1.5:1
90
(180)
100
(200)
1101
1:5:1
50
(200)
60
(240)
75
(300)
90
(360)
0011
PLL Bypass
Notes:
1. Some PLL configurations may select bus, CPU, or VCO frequencies which are not useful, not supported,
or not tested for by the 604. VCO frequencies (shown in parenthesis in Table 12) should not fall below 180
MHz, and should not exceed 360 MHz.
2. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, and the bus is set for
1:1 mode operation. The PLL-bypass mode is for test purposes only, and is not intended for functional
use.
3. PLL_CFG0–PLL_CFG1 select the CPU-to-bus ratio (1:1,1.5:1, 2:1, 3:1), PLL_CFG2–PLL_CFG3 select
the CPU-to-PLL multiplier (x2, x4).
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
AR
CH
IVE
D B
Y F
RE
ES
CA
LE
SE
MI
CO
ND
UC
TO
R,
INC
.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com