поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

68HC705SP7 датащи(PDF) 64 Page - NXP Semiconductors

номер детали 68HC705SP7
подробное описание детали  Low-Cost, HC05 Core MCU in 20-Pin Package (MC68HC705JJ7) or 28-Pin Package (MC68HC705JP7)
PDF  230 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

68HC705SP7 датащи(HTML) 64 Page - NXP Semiconductors

Back Button 68HC705SP7 Datasheet HTML 60Page - NXP Semiconductors 68HC705SP7 Datasheet HTML 61Page - NXP Semiconductors 68HC705SP7 Datasheet HTML 62Page - NXP Semiconductors 68HC705SP7 Datasheet HTML 63Page - NXP Semiconductors 68HC705SP7 Datasheet HTML 64Page - NXP Semiconductors 68HC705SP7 Datasheet HTML 65Page - NXP Semiconductors 68HC705SP7 Datasheet HTML 66Page - NXP Semiconductors 68HC705SP7 Datasheet HTML 67Page - NXP Semiconductors 68HC705SP7 Datasheet HTML 68Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 230 page
background image
Resets
General Release Specification
MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0
Resets
5.5.3 Low-Voltage Reset (LVR)
The LVR activates the RST reset signal to reset the device when the
voltage on the VDD pin falls below the LVR trip voltage. The LVR will
assert the pulldown device to pull the RESET pin low for three to four
cycles of the internal bus.
The LVR reset function can be enabled or disabled by programming the
LVREN bit in the MOR.
NOTE:
The LVR is intended for applications where the VDD supply voltage
normally operates above 4.5 volts.
5.5.4 Illegal Address Reset
An opcode fetch (execution of an instruction) at an address that is not in
the EPROM (locations $0700–$1FFF) or the RAM (locations
$0020–$00FF) generates an illegal address reset. The illegal address
reset will assert the pulldown device to pull the RESET pin low for three
to four cycles of the internal bus.
5.6 Reset States
The following paragraphs describe how the various resets initialize the
MCU.
5.6.1 CPU
A reset has the following effects on the CPU:
•
Loads the stack pointer with $FF
•
Sets the I bit in the condition code register, inhibiting interrupts
•
Loads the program counter with the user defined reset vector from
locations $1FFE and $1FFF
•
Clears the stop latch, enabling the CPU clock
•
Clears the wait latch, bringing the CPU out of the wait mode
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com