| поискавой системы для электроныых деталей |
|
MFS5600AMBA0ES датащи(PDF) 47 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MFS5600AMBA0ES датащи(HTML) 47 Page - NXP Semiconductors |
|
47 / 111 page ![]() NXP Semiconductors FS5600 Automotive buck regulator and controller with voltage monitors and watchdog timer 17.6 PGOOD1/2 programmable reactions for ASIL B and Enhanced ASIL B versions While PGOOD1 and PGOOD2 are limited to providing the status of SW1 and SW2 in the QM version of FS5600, PGOOD1 and PGOOD2 reactions are fully programmable for the ASIL B and Enhanced ASIL B versions. PGOOD1 and PGOOD2 have identical functions and options available via OTP. They may be configured differently using OTP to provide varied functions at the system level. For simplicity, PGOODx is used in place of PGOOD1 and PGOOD2. Function Option When OTP_SW1_OV_PGOODx = 1 an over-voltage event on SW1 causes PGOODx to be asserted. When OTP_SW1_UV_PGOODx = 1 an under-voltage event on SW1 causes PGOODx to be asserted. When OTP_SW2_OV_PGOODx = 1 an over-voltage event on SW2 causes PGOODx to be asserted. When OTP_SW2_UV_PGOODx = 1 an under-voltage event on SW2 causes PGOODx to be asserted. When OTP_VMON1_OV_PGOODx = 1 an over-voltage event on VMON1 causes PGOODx to be asserted. When OTP_VMON1_UV_PGOODx = 1 an under-voltage event on VMON1 causes PGOODx to be asserted. When OTP_VMON2_OV_PGOODx = 1 an over-voltage event on VMON2 causes PGOODx to be asserted. When OTP_VMON2_UV_PGOODx = 1 an under-voltage event on VMON2 causes PGOODx to be asserted. When OTP_VMON3_OV_PGOODx = 1 an over-voltage event on VMON3 causes PGOODx to be asserted. When OTP_VMON3_UV_PGOODx = 1 an under-voltage event on VMON3 causes PGOODx to be asserted. When OTP_VMON4_OV_PGOODx = 1 an over-voltage event on VMON4 causes PGOODx to be asserted. When OTP_VMON4_UV_PGOODx = 1 an under-voltage event on VMON4 causes PGOODx to be asserted When OTP_FCCU_ERR_PGOODx = 1 an FCCU error (FCCU1, FCCU2, or FCCU12) causes PGOODx to be pulsed low for 8 ms. Table 45. PGOOD1/2 programmable reactions When any of the OTP bits listed above is set to 0, a corresponding fault on the regulator/ monitor has no impact on the PGOODx pin. The delay for conditions to be satisfied and PGOODx being released is programmable using the OTP_PGOODx_DELAY[2:0] bits. See Table 31 for details. After PGOODx is de-asserted and there is an OV or UV fault, the fault is de-bounced and PGOODx is asserted. FS5600 All information provided in this document is subject to legal disclaimers. © 2022 NXP B.V. All rights reserved. Product data sheet Rev. 3 — 2 August 2022 47 / 111 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |