XGS datasheet(12/53 Pages) ONSEMI

12 / 53 page

XGS Family

www.onsemi.com

Figure 9. Typical Configuration (Two−Wire Serial Interface)

1. All power supplies must be adequately decoupled (see Table 4) Decoupling.

2. In this example, only 2 (out of 6) HiSPi clock lanes are used; D_CLK_2 to sample data on the even data lanes (top readout) and

D_CLK_3 to sample data on the odd data lanes (bottom readout).

3. The active HiSPi lanes need to be terminated using 100 W resistors placed as close to the receiver as possible.

4. Unused HiSPi outputs (data and/or clock lanes) must be left floating.

5. It is highly recommended to route the monitor signals to the receiver (FPGA) for debugging purposes. If the MONITOR outputs

are not used, they must be left floating.

6. If the TRIGGER inputs are not used, tie them to GND.

7. No distinction is made between analog and digital ground (internally shorted).

8. FWSI_EN and CS_N must be tied to GND when using the Two−Wire Serial Interface. Sdataout can be left floating.

9. I/O signals voltage must be configured to match VDD_IO voltage to minimize any leakage currents.

10. Digital input RESET_N is active low.

11. ON Semiconductor recommends using a 1.5 kW pull−up resistor to VDD_IO on both Sclk and Sdata.

VAA

VAA_PIX

VAA_RD

VAA_PIX

_BST

VDD_IO

VDD

VDD_SLVS

VDD_PLL

XGS 12000

XGS 9600

XGS 8000

FWSI_EN

32.4 MHz

EXTCLK

SDATA

SCLK

CS_N

RESET_N

TRIG_INT

TRIG_RD

D_CLK_[2,3]_P

D_CLK_[2,3]_N

DATA_[0:23]_P

DATA_[0:23]_N

MONITOR_0

MONITOR_1

MONITOR_2

SDATAOUT

Digital I/O

(2.8 V)

Digital Core

(1.2 V)

HiSPi

(1.2 V)

PLL

(2.8 V)

Analog

(2.8 V)

Analog (Pixel)

(3.0 V)

100 Ω

RESERVED

N.C.

XGS датащи(PDF) 12 Page - ON Semiconductor

XGS датащи(HTML) 12 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

датащи скачать

ссылки URL