 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
TMS320VC5441APGF датащи(PDF) 55 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320VC5441APGF датащи(HTML) 55 Page - Texas Instruments |
|
|
55 / 86 page  Functional Overview 46 December 1999 – Revised April 2002 SPRS122E Table 3–23. Peripheral Memory-Mapped Registers for Each DSP Subsystem NAME ADDRESS (HEX) DESCRIPTION DRR20 20 McBSP 0 Data Receive Register 2 DRR10 21 McBSP 0 Data Receive Register 1 DXR20 22 McBSP 0 Data Transmit Register 2 DXR10 23 McBSP 0 Data Transmit Register 1 TIM 24 Timer Register PRD 25 Timer Period Register TCR 26 Timer Control Register TSCR 27 Timer Second Control Register – 28 Reserved BSCR 29 Bank-Switching Control Register — 2A–2B Reserved HPIC 2C HPI Control Register (HMODE=0 only) — 2D–2F Reserved DRR22 30 McBSP 2 Data Receive Register 2 DRR12 31 McBSP 2 Data Receive Register 1 DXR22 32 McBSP 2 Data Transmit Register 2 DXR12 33 McBSP 2 Data Transmit Register 1 SPSA2 34 McBSP 2 Subbank Address Register† SPSD2 35 McBSP 2 Subbank Data Register† — 36–37 Reserved SPSA0 38 McBSP 0 Subbank Address Register† SPSD0 39 McBSP 0 Subbank Data Register† — 3A–3B Reserved GPIO 3C General-Purpose I/O Register — 3D Reserved CSIDR 3E Chip Subsystem ID register — 3F Reserved DRR21 40 McBSP 1 Data Receive Register 2 DRR11 41 McBSP 1 Data Receive Register 1 DXR21 42 McBSP 1 Data Transmit Register 2 DXR11 43 McBSP 1 Data Transmit Register 1 — 44–47 Reserved SPSA1 48 McBSP 1 Subbank Address Register† SPSD1 49 McBSP 1 Subbank Data Register† — 4A–4B Reserved TIM 4C Watchdog Timer Register PRD 4D Watchdog Timer Period Register TCR 4E Watchdog Timer Control Register WDTSCR 4F Watchdog Timer Second Control Register DMMR 50 Data Memory Map Register — 51–53 Reserved DMPREC 54 DMA Priority and Enable Control Register DMSA 55 DMA Subbank Address Register‡ DMSDI 56 DMA Subbank Data Register with Autoincrement‡ †See Table 3–24 for a detailed description of the McBSP control registers and their subaddresses. ‡See Table 3–25 for a detailed description of the DMA subbank addressed registers. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
