поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STLC4420A датащи(PDF) 36 Page - STMicroelectronics

номер детали STLC4420A
подробное описание детали  Single chip 802.11b/g/a WLAN radio
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLC4420A датащи(HTML) 36 Page - STMicroelectronics

Back Button STLC4420A Datasheet HTML 32Page - STMicroelectronics STLC4420A Datasheet HTML 33Page - STMicroelectronics STLC4420A Datasheet HTML 34Page - STMicroelectronics STLC4420A Datasheet HTML 35Page - STMicroelectronics STLC4420A Datasheet HTML 36Page - STMicroelectronics STLC4420A Datasheet HTML 37Page - STMicroelectronics STLC4420A Datasheet HTML 38Page - STMicroelectronics STLC4420A Datasheet HTML 39Page - STMicroelectronics STLC4420A Datasheet HTML 40Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 36 / 40 page
background image
Registers description
STLC4420A
36/40
5.11
DMA write length register
This 16 bit register is programmed with the maximum byte count of the next DMA Write
transfer. Only the low-order 16 bits are used. The value programmed can be any number of
bytes from 1 to 65535.
The format of the register is defined in Table 16.
5.12
DMA write base address register
The DMA Write Base Address is written to point to the first location for the DMA Data
register write in the Devices AHB space. The address will be incremented after every Host
access to the Data register. There is no restriction on the Base Address. Byte, Half-word,
Word and QuadWord addresses are supported.
The format of the register is defined in Table 17.
5.13
DMA read control register
The DMA Read Control register allows the ARM or the Host to enable the DMA Read
channel. Only the ARM can modify the HostAllowed bit. When the HostAllowed bit is de-
asserted the Host is not allowed to write the DMA Read Control, Length or Base registers.
Only bits 15:0 are accessible by the Host.
The format of the register is defined in Table 18.
Table 16.
DMA write length register
Bit number
Name
Description
31:16
Reserved
15:0
Data length
Maximum byte count
Table 17.
DMA write base address register
Bit number
Name
Description
31:0
DMA Write Base
Address for 1st DMA write
Table 18.
DMA read control register
Bit number
Name
Description
31:8
Reserved
7
HostAllowed
When bit is set, the Host is allowed to write to DMA Read
Control, Length and Base registers. HostAllowed bit is
only writable by the ARM. HostAllowed default value is '1'.
'0' = Host not Allowed to write Control, Length and Base
registers. '1' = Host IS Allowed to write Control, Length
and Base registers.
6:1
Reserved
0
Enable
Specifies the access direction



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com