поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STLC4420A датащи(PDF) 33 Page - STMicroelectronics

номер детали STLC4420A
подробное описание детали  Single chip 802.11b/g/a WLAN radio
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLC4420A датащи(HTML) 33 Page - STMicroelectronics

Back Button STLC4420A Datasheet HTML 29Page - STMicroelectronics STLC4420A Datasheet HTML 30Page - STMicroelectronics STLC4420A Datasheet HTML 31Page - STMicroelectronics STLC4420A Datasheet HTML 32Page - STMicroelectronics STLC4420A Datasheet HTML 33Page - STMicroelectronics STLC4420A Datasheet HTML 34Page - STMicroelectronics STLC4420A Datasheet HTML 35Page - STMicroelectronics STLC4420A Datasheet HTML 36Page - STMicroelectronics STLC4420A Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 40 page
background image
STLC4420A
Registers description
33/40
5.7
General purpose 1 and 2 communication registers
These 32-bit general-purpose register can be written or read by either the Host or the ARM
processor.
5.8
Device control/status register
The device control/status register is used by the Host to configure the device by writing to
bits 31:27. The status of the device is visible to the Host by reading bits 22:6.
The contents of the register are defined in Table 13.
27:16
Reserved
Not implemented
15:0
HOSTMSG
General purpose host message interrupts. Written by the ARM
to enable Interrupt on selected bit(s)
Table 12.
Host interrupt acknowledge register
Bit position
Name
Description
Table 13.
Device control/status register
Bit number
Name
Description
31
SetHostOverride
When set, tells processor to use boot options set by bits
30 and 29 and override boot strapping options after reset.
30
SetStartHalted
When bit 31 is set, this bit forces CPU to remain idle when
reset is de-asserted. (Read/Write)
29
SetRAMBoot
When bit 31 is set, processor boots from RAM. Over-rides
TMSEL strapping options (Read/Write)
28
SetHostReset
When set, produces an active high(1) reset level to the
ARM (Read/Write) Must be cleared to de-assert(0) reset.
27
SetHostCPUEn
Enables processor after StartHalted has been asserted.
(Read/Write)
26:23
Reserved
Not Implemented
22
StartHalted
Indicates that the processor clock was stopped after the
previous reset. (Read Only)
21
RestartAsserted
Indicates that OSC Restart is asserted. (Read Only)
20
Reserved
Not Implemented
19
SoftRes
Soft Reset flag - A logic 1 indicates that the previous reset
was generated by a write to the PMU system control
register bit 0.
18
RTCRes
RTC Reset flag - A logic 1 indicates that the previous
reset was generated by the Real Time Clock.
17
HardRes
Hard Reset flag - A logic 1 indicates that the previous
reset was generated by asserting the RESET_N pin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com