| поискавой системы для электроныых деталей |
|
STLC4420A датащи(PDF) 25 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STLC4420A датащи(HTML) 25 Page - STMicroelectronics |
|
25 / 40 page ![]() STLC4420A Serial host interface 25/40 The read data is registered on the 15 SPI_CLK of the address phase. SPI_CSX high time must be 20ABClocks - 15SPI_CLKs. If ABClock period is 100ns (10 MHz) and SPI_CLK period is 40ns then the time between writing DMA write address register and reading the DMA data register is (20 * 100) - (15 * 40) = 1.4us. If the ABClock period is 25ns (40 MHz) then SPI_CSX high time is < 0 for Read data to be valid. In this case, only the Min High time for SPI_CSX must be observed. 4.4 Host registers The Host can access the registers listed in Table 5. Figure 17. AHB bus timing Table 5. Host registers Domain A14-A8 Access Sleep access Description Notes SPI_CLK X00 0000 X00 0010 RW RW ARM interrupt (1), (2) ARM X00 0100 X00 0110 R-- ARM interrupt enable ARM X00 1000 X00 1010 R -- Host interrupt (1) SPI_CLK X00 1100 X00 1110 RW RW Host interrupt enable SPI_CLK X01 0000 X01 0010 W-- Host interrupt acknowledge Shared X01 0100 X01 0110 RW -- GP1 communication Shared X01 1000 X01 1010 RW -- GP2 communication Host X10 0100 X10 0110 RW RW Device control/ status (1), (2) Host X10 1000 RW -- DMA data Shared X10 1100 RW -- DMA write control |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |