поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STLC4420A датащи(PDF) 34 Page - STMicroelectronics

номер детали STLC4420A
подробное описание детали  Single chip 802.11b/g/a WLAN radio
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLC4420A датащи(HTML) 34 Page - STMicroelectronics

Back Button STLC4420A Datasheet HTML 30Page - STMicroelectronics STLC4420A Datasheet HTML 31Page - STMicroelectronics STLC4420A Datasheet HTML 32Page - STMicroelectronics STLC4420A Datasheet HTML 33Page - STMicroelectronics STLC4420A Datasheet HTML 34Page - STMicroelectronics STLC4420A Datasheet HTML 35Page - STMicroelectronics STLC4420A Datasheet HTML 36Page - STMicroelectronics STLC4420A Datasheet HTML 37Page - STMicroelectronics STLC4420A Datasheet HTML 38Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 40 page
background image
Registers description
STLC4420A
34/40
16
HostRes
Host Reset flag - A logic 1 indicates that the previous
reset was generated by the Host asserting the HostReset
bit in this register.
15
SleepMode
SleepMode flag - A logic 1 indicates that the device is in
Sleep Mode, i.e. running off the low frequency oscillator.
(Read Only)
14:6
ClockDivisor
The clock divisor setting on the PMU clock control register
(Read Only)
5
Reserved
Not Implemented
4
UseSerHostOverRide
When asserted, SerHost mode is updated by bits 3:0
1 = Update SerHost mode based on bits 3:0
0 = No change to SerHost mode
3
Host_3_WireAdrDataWait
Number of wait states between Address and Data phase
in 3_Wire mode 0 = Zero wait states between Address
and Data phase in 3_Wire mode 1 = One wait state
between Address and Data phase in 3_Wire mode
Read value is currently selected 3_ WireAdrDataWait.
May be different that last written value when
UseSerHostOverRide is deasserted.
2
Host_3_WireMode
Select 3 wire mode using SPI_DIN for Serial data input
and output 0 = Use 4 wire mode, SPI_DIN input only and
SPI_DOUT output only 1 = Use 3 wire mode, SPI_DIN for
input and output
Read value is currently selected 3_ WireMode. May be
different that last written value when
UseSerHostOverRide is deasserted
1
Host_PhaseShift
Shift SPI_DIN and SPI_DOUT by 1 clock phase 0 = No
phase shift 1 = Phase shift SPI_DIN and SPI_DOUT by 1
clock phase
Read value is currently selected PhaseShift. May be
different that last written value when
UseSerHostOverRide is deasserted
0
Host_InvertClock
Select active edge of SPI_CLK 0 = Rising edge of
SPI_CLK is active edge
1 = Falling edge of SPI_CLK is active edge
Read value is currently selected InvertClock. May be
different that last written value when
UseSerHostOverRide is deasserted
Table 13.
Device control/status register
Bit number
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com