| поискавой системы для электроныых деталей |
|
WM8581 датащи(PDF) 44 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8581 датащи(HTML) 44 Page - Wolfson Microelectronics plc |
|
44 / 94 page ![]() WM8581 Product Preview w PP Rev 1.0 March 2006 44 PRIMARY AUDIO INTERFACE TRANSMITTER (PAIF TX) The PAIF Transmitter requires a left-right-clock (LRCLK) and a bit-clock (BCLK). These can be supplied externally (slave mode) or they can be generated internally by the WM8581 (master mode). The master mode LRCLK/BCLK are created by the Master Mode Clock Gen module. The control of this module is described on page 34. The clock supplied to this module can be ADCMCLK, PLLACLK, PLLBCLK, or MCLK and is selected by the internal signal paiftxms_clksel’. If the PAIF Transmitter is sourcing the S/PDIF Receiver, it is recommended that the interface operate in master mode. For this path, paiftxms_clksel selects PLLACLK. For all other digital routing options, paiftxms_clksel selects whichever clock the adc_clk is using. If in slave mode, and adc_clk is set to be MCLK, then the PAIFRX_BCLK is used as the BCLK for the PAIF Transmitter. Figure 29 PAIF Transmitter Clock Selection |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |