поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AT25SL321 датащи(PDF) 14 Page - Dialog Semiconductor

номер детали AT25SL321
подробное описание детали  32-Mbit, 1.7 V Minimum SPI Serial Flash Memory with Dual I/O, Quad I/O and QPI Support
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  DIALOG [Dialog Semiconductor]
домашняя страница  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

AT25SL321 датащи(HTML) 14 Page - Dialog Semiconductor

Back Button AT25SL321 Datasheet HTML 10Page - Dialog Semiconductor AT25SL321 Datasheet HTML 11Page - Dialog Semiconductor AT25SL321 Datasheet HTML 12Page - Dialog Semiconductor AT25SL321 Datasheet HTML 13Page - Dialog Semiconductor AT25SL321 Datasheet HTML 14Page - Dialog Semiconductor AT25SL321 Datasheet HTML 15Page - Dialog Semiconductor AT25SL321 Datasheet HTML 16Page - Dialog Semiconductor AT25SL321 Datasheet HTML 17Page - Dialog Semiconductor AT25SL321 Datasheet HTML 18Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 82 page
background image
13
AT25SL321
DS-25SL321–112H–2020-10
Note 1. When SRP1, SRP0 = (1,0), a power down, power-up cycle changes SRP1, SRP0 = (0,0).
7.4
Quad Enable (QE)
The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (S9) that allows Quad
operation. When the QE bit is set to a 0 state (factory default) the WP pin and HOLD are enabled. When the QE
pin is set to a 1 the Quad IO2 and IO3 pins are enabled. WARNING: Never set The QE bit to a 1 during standard
SPI or Dual SPI operation if the WP or HOLD pins are tied directly to the power supply or ground.
7.5
Erase/Program Suspend Status (SUS)
The Suspend Status bit (SUS) is a read only bit in the status register (S15) that is set to 1 after executing an
Erase/Program Suspend (75h) instruction. The SUS status bit is cleared to 0 by Erase/Program Resume (7Ah)
instruction as well as a power down, power-up cycle.
Table 7-3.
Encoding of the SRP[1:0] Bits in the Status Register
SRP1
SRP0
WP
Status Register
Description
0
0
X
Software
Protected
The register can be written to after a Write Enable instruction, WEL =
1. [Factory Default]
0
1
0
Hardware
Protected
When WP pin is low the Status Register locked and can not be written
to.
0
1
1
Hardware
Unprotected
When WP pin is high the Status register is unlocked and can be
written to after a Write Enable instruction, WEL=1.
1
0
X
Power Supply
Lock-Down
Status Register is protected and cannot be written to again until the
next power down, power-up cycle(1)
1
1
X
One-Time
Program
Status Register is permanently protected and cannot be written to.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com