AT25DF641A datasheet(35/58 Pages) DIALOG

номер детали	AT25DF641A

подробное описание детали	64-Mbit, 2.7V Minimum SPI Serial Flash Memory with Dual?밒/O Support

PDF	58 Pages

Scroll/Zoom	100%

производитель	DIALOG [Dialog Semiconductor]

домашняя страница	http://www.dialog-semiconductor.com/

Logo

35 / 58 page

AT25DF641A [DATASHEET]

8793F–DFLASH–11/2017

10.5 Read OTP Security Register

The OTP Security Register can be sequentially read in a similar fashion to the Read Array operation up to the maximum

clock frequency specified by fMAX. To read the OTP Security Register, the CS pin must first be asserted and then the

opcode 77h must be clocked into the device. After the opcode has been clocked in, the three address bytes must be

clocked in to specify the starting address location of the first byte to read within the OTP Security Register. Following the

three address bytes, two dummy bytes must be clocked into the device before data can be output.

After the three address bytes and the dummy bytes have been clocked in, additional clock cycles will result in OTP

Security Register data being output on the SO pin. When the last byte (00007Fh) of the OTP Security Register has been

read, the device will continue reading back at the beginning of the register (000000h). No delays will be incurred when

wrapping around from the end of the register to the beginning of the register.

Deasserting the CS pin will terminate the read operation and put the SO pin into a high-impedance state. The CS pin can

be deasserted at any time and does not require that a full byte of data be read.

Figure 10-5. Read OTP Security Register

SCK

MSB

01110111

410 11

812

31 32

29 30

Opcode

AAAA

AAA

XXX

MSB

DDDDDDDD

Address Bits A23-A0

MSB

XXXXXX

Dummy Byte

Data Byte 1

High-impedance

AT25DF641A датащи(PDF) 35 Page - Dialog Semiconductor