AT25DF641A datasheet(4/58 Pages) DIALOG

4 / 58 page

AT25DF641A [DATASHEET]

8793F–DFLASH–11/2017

Pin Descriptions and Pinouts

Table 2-1.

Pin Descriptions

Symbol

Name and Function

Asserted

State

Type

Chip Select: Asserting the CS pin selects the device. When the CS pin is

deasserted, the device will be deselected and normally be placed in standby mode

(not Deep Power-Down mode), and the SO pin will be in a high-impedance state.

When the device is deselected, data will not be accepted on the SI pin.

A high-to-low transition on the CS pin is required to start an operation, and a

low-to-high transition is required to end an operation. When ending an internally

self-timed operation such as a program or erase cycle, the device will not enter the

standby mode until the completion of the operation.

Low

Input

SCK

Serial Clock: This pin is used to provide a clock to the device and is used to control

the flow of data to and from the device. Command, address, and input data present

on the SI pin is always latched in on the rising edge of SCK, while output data on the

SO pin is always clocked out on the falling edge of SCK.

—

Input

SI (SIO)

Serial Input (Serial Input/Output): The SI pin is used to shift data into the device.

The SI pin is used for all data input including command and address sequences.

Data on the SI pin is always latched in on the rising edge of SCK.

With the Dual-Output Read Array command, the SI pin becomes an output pin (SIO)

to allow two bits of data (on the SO and SIO pins) to be clocked out on every falling

edge of SCK. To maintain consistency with SPI nomenclature, the SIO pin will be

referenced as SI throughout the document with exception to sections dealing with

the Dual-Output Read Array command in which it will be referenced as SIO.

Data present on the SI pin will be ignored whenever the device is deselected

(CS is deasserted).

—

Input/Output

(SOI)

Serial Output (Serial Output/Input): The SO pin is used to shift data out from the

device. Data on the SO pin is always clocked out on the falling edge of SCK.

With the Dual-Input Byte/Page Program command, the SO pin becomes an input pin

(SOI) to allow two bits of data (on the SOI and SI pins) to be clocked in on every

rising edge of SCK. To maintain consistency with SPI nomenclature, the SOI pin will

be referenced as SO throughout the document with exception to sections dealing

with the Dual-Input Byte/Page Program command in which it will be referenced as

SOI.

The SO pin will be in a high-impedance state whenever the device is deselected

(CS is deasserted).

—

Output/Input

Write Protect: The WP pin controls the hardware locking feature of the device.

Please refer to “Protection Commands and Features” on page 21 for more details on

protection features and the WP pin.

The WP pin is internally pulled-high and may be left floating if hardware controlled

protection will not be used. However, it is recommended that the WP pin also be

externally connected to VCC whenever possible.

Low

Input

AT25DF641A датащи(PDF) 4 Page - Dialog Semiconductor

AT25DF641A датащи(HTML) 4 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

датащи скачать

ссылки URL