L9026 datasheet(15/60 Pages) STMICROELECTRONICS

15 / 60 page

The default operation mode to switch ON the loads is Active mode. If the device is not in Active mode and a

request to switch ON one or more outputs occurs (via SPI or via Input pins), it will switch into Active or Limp

Home mode, according to IDLE pin status. Due to the time needed for such transitions, output turn-on time tON

will be extended due to the mode transition latency.

Table 9 shows the correlation between device operation modes, VBATT and VDDIO supply voltages, and state of

device functions (channels operability, SPI communication and SPI registers).

Table 9. Functions availability in different supply conditions

Operating mode

Function

Under voltage condition on VBATT

VBATT not in under voltage

VDDIO ≤ VDDIOUV VDDIO > VDDIOUV

VDDIO ≤ VDDIOUV

VDDIO > VDDIOUV

Sleep

Channels

not available

SPI comm.

not available

SPI registers

reset

Idle

Channels

not available

SPI comm.

not available

available

not available

available

SPI registers

reset

available

reset

available

Active

Channels

not available

available (IN pins only)

available

SPI comm.

not available

available

not available

available

SPI registers

reset

available

reset

available

Limp Home

Channels

not available

available (IN pins only) available (IN pins only)

SPI comm.

not available

available (read-only)

not available

available (read-only)

SPI registers

reset

available (read-only)

reset

available (read-only)

6.4

Analog & Digital supply (VBATT)

The VBATT is used to supply the internal logic, analog and digital, in normal condition (no under voltage on

VBATT) and the output loads.

In case the voltage drops below VBATT(UV_L) the under voltage mechanism is triggered and the bit

STA_1.VS_UV is reported via SPI. Once the faulty condition disappears (VBATT > VBATT(UV_H)), the bit remains

latched until its status is acknowledged by the microcontroller via SPI.

Under voltage condition on VBATT influences the status of the channels as described in Table 7.

6.5

I/O Supply (VDDIO)

VDDIO is the supply for all pins that interface with the external microcontroller and also works as feed for the

internal logic if VBATT is in under voltage condition.

In case the voltage drops below VDDIO(UV) the under voltage mechanism is triggered and the bit STA_1.

VDD_UV is reported via SPI. This is valid if digital POR_N is ‘1’. For all conditions that generate a POR_N=0, a

dedicated clear on read STA_1.POR_N bit is set. Once the faulty condition disappears, the bit remains latched

until its status is acknowledged by the microcontroller via SPI.

6.6

Power up

The IC performs Power-up procedure when one of the supply voltages (VBATT or VDDIO) is applied to the device

and the INn or IDLE pins are set to “high”.

6.7

Sleep mode

When device is in Sleep mode, all outputs are OFF and the SPI registers are reset, independently of the supply

voltages. The current consumption is reduced to the IVDDIO(SLEEP) and IVBATT(SLEEP).

L9026

Analog & Digital supply (VBATT)

DS13397 - Rev 5

page 15/60

L9026 датащи(PDF) 15 Page - STMicroelectronics

L9026 датащи(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

датащи скачать

ссылки URL