поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

RX113 датащи(PDF) 87 Page - Renesas Technology Corp

номер детали RX113
подробное описание детали  32 MHz maximum operating frequency Capable of 50 DMIPS when operating at 32 MHz
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RX113 датащи(HTML) 87 Page - Renesas Technology Corp

Back Button RX113 Datasheet HTML 83Page - Renesas Technology Corp RX113 Datasheet HTML 84Page - Renesas Technology Corp RX113 Datasheet HTML 85Page - Renesas Technology Corp RX113 Datasheet HTML 86Page - Renesas Technology Corp RX113 Datasheet HTML 87Page - Renesas Technology Corp RX113 Datasheet HTML 88Page - Renesas Technology Corp RX113 Datasheet HTML 89Page - Renesas Technology Corp RX113 Datasheet HTML 90Page - Renesas Technology Corp RX113 Datasheet HTML 91Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 131 page
background image
R01DS0216EJ0120 Rev.1.20
Page 87 of 131
Sep 07, 2020
RX113 Group
5. Electrical Characteristics
Note 1. tPcyc: PCLK cycle
Table 5.32
Timing of On-Chip Peripheral Modules (3)
Conditions: 1.8 V
≤ VCC = VCC_USB ≤ 3.6 V, 1.8 V ≤ AVCC0 ≤ 3.6 V, VSS = AVSS0 = VSS_USB = 0 V,
Ta = –40 to +105°C, C = 30 pF
Item
Symbol
Min.
Max.
Unit*1
Test
Conditions
Simple
SPI
SCK clock cycle output (master)
tSPcyc
4
65536
tPcyc
Figure 5.42
SCK clock cycle input (slave)
6
tPcyc
SCK clock high pulse width
tSPCKWH
0.4
0.6
tSPcyc
SCK clock low pulse width
tSPCKWL
0.4
0.6
tSPcyc
SCK clock rise/fall time
tSPCKr, tSPCKf
—20
ns
Data input setup time (master)
2.7 V or above
tSU
65
ns
Figure 5.43,
Figure 5.45
1.8 V or above
95
Data input setup time (slave)
40
Data input hold time
tH
40
ns
SS input setup time
tLEAD
3—
tSPcyc
SS input hold time
tLAG
3—
tSPcyc
Data output delay time (master)
tOD
—40
ns
Data output delay time (slave)
2.7 V or above
65
1.8 V or above
100
Data output hold time (master)
2.7 V or above
tOH
–10
ns
1.8 V or above
–20
Data output hold time (slave)
–10
Data rise/fall time
tDr, tDf
—20
ns
SS input rise/fall time
tSSLr, tSSLf
—20
ns
Slave access time
tSA
—6
tPcyc
Figure 5.47,
Figure 5.48
Slave output release time
tREL
—6
tPcyc



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com