| поискавой системы для электроныых деталей |
|
RT1050 датащи(PDF) 71 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
RT1050 датащи(HTML) 71 Page - NXP Semiconductors |
|
71 / 110 page ![]() Electrical characteristics i.MX RT1050 Crossover Processors Data Sheet for Industrial Products, Rev. 1.4, 01/2020 NXP Semiconductors 71 4.9.3.3 SDR50/SDR104 AC timing Figure 45 depicts the timing of SDR50/SDR104, and Table 62 lists the SDR50/SDR104 timing characteristics. Figure 45. SDR50/SDR104 timing Table 62. SDR50/SDR104 interface timing specification ID Parameter Symbols Min Max Unit Card Input Clock SD1 Clock Frequency Period tCLK 5.0 — ns SD2 Clock Low Time tCL 0.46 x tCLK 0.54 x tCLK ns SD3 Clock High Time tCH 0.46 x tCLK 0.54 x tCLK ns uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR50 (Reference to CLK) SD4 uSDHC Output Delay tOD –3 1 ns uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR104 (Reference to CLK) SD5 uSDHC Output Delay tOD –1.6 1 ns uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in SDR50 (Reference to CLK) SD6 uSDHC Input Setup Time tISU 2.5 — ns SD7 uSDHC Input Hold Time tIH 1.5 — ns uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in SDR104 (Reference to CLK)1 1Data window in SDR104 mode is variable. SD8 Card Output Data Window tODW 0.5 x tCLK —ns SCK 4-bit output from uSDHC to card 4-bit input from card to uSDHC SD8 SD7 SD6 SD4/SD5 SD2 SD3 SD1 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |