 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
RT1050 датащи(PDF) 40 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
RT1050 датащи(HTML) 40 Page - NXP Semiconductors |
|
|
40 / 110 page  i.MX RT1050 Crossover Processors Data Sheet for Industrial Products, Rev. 1.4, 01/2020 40 NXP Semiconductors Electrical characteristics 4.4.4 Debug trace timing specifications Figure 13. ARM_TRACE_CLK specifications SJ9 JTAG_TMS, JTAG_TDI data hold time 25 — ns SJ10 JTAG_TCK low to JTAG_TDO data valid — 44 ns SJ11 JTAG_TCK low to JTAG_TDO high impedance — 44 ns SJ12 JTAG_TRST_B assert time 100 — ns SJ13 JTAG_TRST_B set-up time to JTAG_TCK low 40 — ns 1 TDC = target frequency of SJC 2 VM = mid-point voltage Table 31. Debug trace operating behaviors Symbol Description Min Max Unit T1 ARM_TRACE_CLK frequency of operation — 70 MHz T2 ARM_TRACE_CLK period 1/T1 — MHz T3 Low pulse width 6 — ns T4 High pulse width 6 — ns T5 Clock and data rise time — 1 ns T6 Clock and data fall time — 1 ns T7 Data setup 2 — ns T8 Data hold 0.7 — ns Table 30. JTAG timing (continued) ID Parameter1,2 All Frequencies Unit Min Max T4 T6 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
