поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STM8S датащи(PDF) 406 Page - STMicroelectronics

номер детали STM8S
подробное описание детали  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S датащи(HTML) 406 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 402Page - STMicroelectronics STM8S Datasheet HTML 403Page - STMicroelectronics STM8S Datasheet HTML 404Page - STMicroelectronics STM8S Datasheet HTML 405Page - STMicroelectronics STM8S Datasheet HTML 406Page - STMicroelectronics STM8S Datasheet HTML 407Page - STMicroelectronics STM8S Datasheet HTML 408Page - STMicroelectronics STM8S Datasheet HTML 409Page - STMicroelectronics STM8S Datasheet HTML 410Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 406 / 467 page
background image
Controller area network (beCAN)
RM0016
406/467
DocID14587 Rev 14
23.11.5
CAN receive FIFO register (CAN_RFR)
Address offset: 0x04
Reset value: 0x00
7
654
3210
Reserved
RFOM
FOVR
FULL
Reserved
FMP[1:0]
rrs
rc_w1
rc_w1
r
r
r
Bit 7:6 Reserved.
Bit 5 RFOM Release FIFO Output Mailbox
Set by software to release the output mailbox of the FIFO. The output mailbox can only be released
when at least one message is pending in the FIFO. Setting this bit when the FIFO is empty has no
effect. If more than one message is pending in the FIFO, the software has to release the output
mailbox to access the next message.
Cleared by hardware when the output mailbox has been released.
Bit 4 FOVR FIFO Overrun
This bit is set by hardware when a new message has been received and passed the filter while the
FIFO was full.
This bit is cleared by software writing ‘1’.
Bit 3 FULL FIFO Full
Set by hardware when three messages are stored in the FIFO.
This bit can be cleared by software writing ‘1’ or by releasing the FIFO by means of RFOM.
Bit 2 Reserved.
Bits 1:0 FMP[1:0] FIFO Message Pending
These bits indicate how many messages are pending in the receive FIFO.
FMP is increased each time the hardware stores a new message in to the FIFO. FMP is decreased
each time the FIFO output mailbox has been released by hardware (RFOM bit has been cleared
after prior setting by software).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com