поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STM8S датащи(PDF) 92 Page - STMicroelectronics

номер детали STM8S
подробное описание детали  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S датащи(HTML) 92 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 88Page - STMicroelectronics STM8S Datasheet HTML 89Page - STMicroelectronics STM8S Datasheet HTML 90Page - STMicroelectronics STM8S Datasheet HTML 91Page - STMicroelectronics STM8S Datasheet HTML 92Page - STMicroelectronics STM8S Datasheet HTML 93Page - STMicroelectronics STM8S Datasheet HTML 94Page - STMicroelectronics STM8S Datasheet HTML 95Page - STMicroelectronics STM8S Datasheet HTML 96Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 467 page
background image
Clock control (CLK)
RM0016
92/467
DocID14587 Rev 14
9.9.3
Clock master status register (CLK_CMSR)
Address offset:0x03
Reset value: 0xE1
9.9.4
Clock master switch register (CLK_SWR)
Address offset: 0x04
Reset value: 0xE1
7
654
3210
CKM[7:0]
r
rrr
rrrr
Bits 7:0 CKM[7:0]: Clock master status bits
These bits are set and cleared by hardware. They indicate the currently selected master clock
source. An invalid value occurring in this register will automatically generate an MCU reset.
0xE1: HSI selected as master clock source (reset value)
0xD2: LSI selected as master clock source (only if LSI_EN option bit is set)
0xB4: HSE selected as master clock source
7
654
3210
SWI[7:0]
rw
rw
rw
rw
rw
rw
rw
rw
Bits 7:0 SWI[7:0]: Clock master selection bits
These bits are written by software to select the master clock source. Its contents are write protected
while a clock switch is ongoing (while the SWBSY bit is set). They are set to the reset value (HSI) if
the AUX bit is set in the CLK_CSSR register. If Fast Halt wakeup mode is selected (FHW bit =1 in
CLK_ICKR register) then these bits are set by hardware to E1h (HSI selected) when resuming from
Halt/Active-halt mode.
0xE1: HSI selected as master clock source (reset value)
0xD2: LSI selected as master clock source (only if LSI_EN option bit is set)
0xB4: HSE selected as master clock source



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com