DP83261AVF datasheet(71/132 Pages) NSC

71 / 132 page

70 Signal Descriptions

Interface Organization

The BMAC device signals are organized into five Interfaces

Control Interface Used for processor access to the BMAC device

PHY Interface Interface signals to the DP8325155 PLAYER device

MAC Indicate Interface Signals for receiving and processing incoming frames

MAC Request Interface Signals used to capture tokens and transmit frames

Electrical Interface Signals associated with power supply and clocking

Application Note 689 BMAC Device Hardware Design Guide provides a discussion of design considerations and tradeoffs for

using the BMAC Device

71 CONTROL INTERFACE

The Control Interface operates asynchronous to the operation of the data services During an access the external Control Bus

is synchronized with the internal Control Bus

The ACK and INT signals are open drain signals to allow wire ORing several such signals

Symbol

Description

CBP

Control Bus Parity

Odd parity on CBD7 – 0

CBD7–0

9–6 3–1

I O

Control Bus Data

132

CBA7 – 0

131 – 129

Control Bus Address

Address of a particular register

127 – 123

120

Control Bus Enable

Handshake signal used to begin a Control Interface access Active low signal

119

Read EWrite

Determines current direction of a Control Interface access

ACK

122

Acknowledge

Acknowledges that the Control Interface access has been performed Active low

open drain signal

INT

121

Interrupt

Indicates presence of one or more enabled condition(s) from the Event Registers

Active low open drain signal

DP83261AVF датащи(PDF) 71 Page - National Semiconductor (TI)

DP83261AVF датащи(HTML) 71 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL