поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC852T датащи(PDF) 48 Page - Freescale Semiconductor, Inc

номер детали MPC852T
подробное описание детали  Hardware Specifications
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC852T датащи(HTML) 48 Page - Freescale Semiconductor, Inc

Back Button MPC852T Datasheet HTML 44Page - Freescale Semiconductor, Inc MPC852T Datasheet HTML 45Page - Freescale Semiconductor, Inc MPC852T Datasheet HTML 46Page - Freescale Semiconductor, Inc MPC852T Datasheet HTML 47Page - Freescale Semiconductor, Inc MPC852T Datasheet HTML 48Page - Freescale Semiconductor, Inc MPC852T Datasheet HTML 49Page - Freescale Semiconductor, Inc MPC852T Datasheet HTML 50Page - Freescale Semiconductor, Inc MPC852T Datasheet HTML 51Page - Freescale Semiconductor, Inc MPC852T Datasheet HTML 52Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 80 page
background image
MPC852T Hardware Specifications, Rev. 3.1
48
Freescale Semiconductor
CPM Electrical Characteristics
Table 21 provides the NMSI internal clock timing.
106
RXD3 setup time to RCLK3 rising edge
5.00
ns
107
RXD3 hold time from RCLK3 rising edge 2
5.00
ns
108
CD3 setup Time to RCLK3 rising edge
5.00
ns
1
The ratios SyncCLK/RCLK3 and SyncCLK/TCLK3 must be greater than or equal to 2.25/1.
2
Also applies to CD and CTS hold time when they are used as an external sync signal.
Table 21. NMSI Internal Clock Timing
Num
Characteristic
All Frequencies
Unit
Min
Max
100
RCLK3 and TCLK3 frequency 1
1
The ratios SyncCLK/RCLK3 and SyncCLK/TCLK3 must be greater or equal to 3/1.
0.00
SYNCCLK/3
MHz
102
RCLK3 and TCLK3 rise/fall time
ns
103
TXD3 active delay (from TCLK3 falling edge)
0.00
30.00
ns
104
RTS3 active/inactive delay (from TCLK3 falling edge)
0.00
30.00
ns
105
CTS3 setup time to TCLK3 rising edge
40.00
ns
106
RXD3 setup time to RCLK3 rising edge
40.00
ns
107
RXD3 hold time from RCLK3 rising edge 2
2
Also applies to CD and CTS hold time when they are used as an external sync signals.
0.00
ns
108
CD3 setup time to RCLK3 rising edge
40.00
ns
Table 20. NMSI External Clock Timing (continued)
Num
Characteristic
All Frequencies
Unit
Min
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com