поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

WM8771 датащи(PDF) 20 Page - Wolfson Microelectronics plc

номер детали WM8771
подробное описание детали  24-bit, 192kHz 8-Channel Codec
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8771 датащи(HTML) 20 Page - Wolfson Microelectronics plc

Back Button WM8771 Datasheet HTML 16Page - Wolfson Microelectronics plc WM8771 Datasheet HTML 17Page - Wolfson Microelectronics plc WM8771 Datasheet HTML 18Page - Wolfson Microelectronics plc WM8771 Datasheet HTML 19Page - Wolfson Microelectronics plc WM8771 Datasheet HTML 20Page - Wolfson Microelectronics plc WM8771 Datasheet HTML 21Page - Wolfson Microelectronics plc WM8771 Datasheet HTML 22Page - Wolfson Microelectronics plc WM8771 Datasheet HTML 23Page - Wolfson Microelectronics plc WM8771 Datasheet HTML 24Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 44 page
background image
WM8771
Product Preview
w
PP Rev 2.0 December 2001
20
ADCLRC
BCK
DOUT
Input Word Length (IWL)
1/fs
LEFT CHANNEL
n
2
1
n-1
LSB
MSB
n
2
1
n-1
RIGHT CHANNEL
NO VALID DATA
1 BCLK
1 BCLK
DSP EARLY MODE
In DSP early mode, the MSB of DAC channel 1 left data is sampled by the WM8771 on the second
rising edge on BCLK following a DACLRC rising edge. DAC channel 1 right and DAC channels 2, 3
and 4 data follow DAC channel 1 left data (Figure 14).
DACLRC
BCK
DIN1
Input Word Length (IWL)
1/fs
CHANNEL 1
LEFT
n
2
1
n-1
LSB
MSB
n
2
1
n-1
CHANNEL 1
RIGHT
2
1
CHANNEL 2
LEFT
n
n-1
CHANNEL 4
RIGHT
NO VALID DATA
1 BCLK
1 BCLK
Figure 14 DSP Early Mode Timing Diagram – DAC data input
The MSB of the left channel ADC data is output on DOUT and changes on the first falling edge of
BCLK following a low to high ADCLRC transition and may be sampled on the rising edge of BCLK.
The right channel ADC data is contiguous with the left channel data (Figure 15)
Figure 15 DSP Early Mode Timing Diagram – ADC data output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com