| поискавой системы для электроныых деталей |
|
SST49LF080A датащи(PDF) 12 Page - Silicon Storage Technology, Inc |
|
|
|||||||||||||||||||||||||||||
SST49LF080A датащи(HTML) 12 Page - Silicon Storage Technology, Inc |
|
12 / 49 page ![]() 12 Data Sheet 8 Mbit LPC Flash SST49LF080A ©2003 Silicon Storage Technology, Inc. S71235-00-000 4/03 FIGURE 4: LPC READ CYCLE WAVEFORM TABLE 5: LPC READ CYCLE Clock Cycle Field Name Field Contents LAD[3:0]1 LAD[3:0] Direction Comments 1 START 0000 IN LFRAME# must be active (low) for the part to respond. Only the last start field (before LFRAME# transitions high) should be rec- ognized. 2 CYCTYPE + DIR 010X IN Indicates the type of cycle. Bits 3:2 must be “01b” for memory cycle. Bit 1 indicates the type of transfer “0” for Read. Bit 0 is reserved. 3-10 ADDRESS YYYY IN Address Phase for Memory Cycle. LPC protocol supports a 32- bit address phase. YYYY is one nibble of the entire address. Addresses are transferred most-significant nibble fist. See Table 3 for address bits definition and Table 4 for valid memory address range. 11 TAR0 1111 IN then Float In this clock cycle, the host has driven the bus to all 1s and then floats the bus. This is the first part of the bus “turnaround cycle.” 12 TAR1 1111 (float) Float then OUT The SST49LF080A takes control of the bus during this cycle 13 SYNC 0000 OUT The SST49LF080A outputs the value 0000b indicating that data will be available during the next clock cycle. 14 DATA ZZZZ OUT This field is the least-significant nibble of the data byte. 15 DATA ZZZZ OUT This field is the most-significant nibble of the data byte. 16 TAR0 1111 IN then Float In this clock cycle, the host has driven the bus to all 1s and then floats the bus. This is the first part of the bus “turnaround cycle.” 17 TAR1 1111 (float) Float then OUT The SST49LF080A takes control of the bus during this cycle T5.0 1235 1. Field contents are valid on the rising edge of the present clock cycle. 1235 F04.0 LCLK CE# LFRAME# LAD[3:0] 0000b 010Xb A[23:20] A[19:16] A[3:0] A[7:4] A[11:8] A[15:12] 1111b Tri-State 2 Clocks TAR0 Load Address in 8 Clocks Address 1 Clock 1 Clock Start CYCTYPE + DIR TAR 1 Clock Sync Data Data Out 2 Clocks 0000b D[7:4] D[3:0] A[31:28] A[27:24] TAR1 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |