30 / 48 page
DM562AP
V.90 Integrated Data/ Fax/Voice/Speakerphone
Modem Device Single Chip with Memory Built in
30
Preliminary
Version: DM562AP-DS-P02
March 05, 2004
Capabilities Pointer (Xxxxxx34 - Cap _Ptr)
0
0
00 00
11
Cap_Ptr
Offset 34H
0
7
Bit
Default
Type
Description
31:8
000000h
RO
Reserved
7:0
01010000
RO
Capability Pointer
The Cap_Ptr provides an offset (default is 50h) into the function’s PCI
Configuration Space for the location of the first term in the Capabilities
Linked List. The Cap_Ptr offset is DOUBLE WORD aligned so the two least
significant bits significant bits are always “0”s
Interrupt & Latency Configuration (Xxxxxx3c - PCIINT)
31
16
15
0
87
23
24
MAX_LAT
MIN_GNT
INT_PIN
INT_LINE
Maximum Latency Timer
Minimum Grant
Interrupt Pin
Interrupt Line
Bit
Default
Type
Description
31:24
28h
RO
Maximum Latency Timer that can be sustained (Read Only and Read As
28h)
23:16
14h
RO
Minimum Grant
Minimum Length of a Burst Period (Read Only and Read As 14h)
15:8
01h
RO
Interrupt Pin read as 01h to indicate INTA#
7:0
XXh
RW
Interrupt Line that Is Routed to the Interrupt Controller
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
