AD9914SLASHPCBZ datasheet(25/45 Pages) AD

25 / 45 page

Data Sheet

AD9914

Rev. F | Page 25 of 45

DRG OUTPUT

LOWER LIMIT

UPPER LIMIT

DRCTL

DRHOLD

AUTOCLEAR DIGITAL

RAMP ACCUMULATOR

CLEAR DIGITAL

RAMP ACCUMULATOR

I/O_UPDATE

POSITIVE

STEP SIZE

NEGATIVE

STEP SIZE

P DDS CLOCK CYCLES

N DDS CLOCK CYCLES

1 DDS CLOCK CYCLE

DIGITAL RAMP ENABLE

DROVER

–

Figure 38. Normal Ramp Generation

Normal Ramp Generation

Normal ramp generation implies that both no-dwell bits are

cleared (see the No-Dwell Ramp Generation section for details).

In Figure 38, a sample ramp waveform is depicted with the

required control signals. The top trace is the DRG output. The

next trace down is the status of the DROVER output pin (assuming

that the DRG over output enable bit is set). The remaining traces

are control bits and control pins. The pertinent ramp parameters

are also identified (upper and lower limits plus step size and Δt

for the positive and negative slopes). Along the bottom, circled

numbers identify specific events. These events are referred to by

number (Event 1 and so on) in the following paragraphs.

In this example, the positive and negative slopes of the ramp are

different to demonstrate the flexibility of the DRG. The parameters

of both slopes can be programmed to make the positive and

negative slopes the same.

Event 1—The digital ramp enable bit is set, which has no effect

on the DRG output because the bit is not effective until an

input/output update occurs.

Event 2—An input/output update registers the digital ramp

enable bit. If DRCTL = 1 is in effect (the gray portion of the

DRCTL trace), the DRG output immediately begins a positive

slope (the gray portion of the DRG output trace). Otherwise, if

DRCTL = 0, the DRG output is initialized to the lower limit.

Event 3—DRCTL transitions to Logic 1 to initiate a positive

slope at the DRG output. In this example, the DRCTL pin is

held long enough to cause the DRG to reach the programmed

upper limit. The DRG remains at the upper limit until the ramp

accumulator is cleared (DRCTL = 0) or the upper limit is

reprogrammed to a higher value. In the latter case, the DRG

immediately resumes the previous positive slope profile.

Event 4—DRCTL transitions to Logic 0 to initiate a negative slope

at the DRG output. In this example, the DRCTL pin is held long

enough to cause the DRG to reach the programmed lower limit.

The DRG remains at the lower limit until DRCTL = 1, or until the

lower limit is reprogrammed to a lower value. In the latter case,

the DRG immediately resumes the previous negative slope profile.

Event 5—DRCTL transitions to Logic 1 for the second time,

initiating a second positive slope.

Event 6—The positive slope profile is interrupted by DRHOLD

transitioning to Logic 1. This stalls the ramp accumulator and

freezes the DRG output at the last value.

Event 7—DRHOLD transitions to Logic 0, releasing the ramp

accumulator and reinstating the previous positive slope profile.

Event 8—The clear digital ramp accumulator bit is set, which

has no effect on the DRG because the bit is not effective until an

input/output update is issued.

Event 9—An input/output update registers that the clear digital

ramp accumulator bit is set, resetting the ramp accumulator and

forcing the DRG output to the programmed lower limit. The DRG

output remains at the lower limit until the clear condition is

removed.

Event 10—The clear digital ramp accumulator bit is cleared,

which has no effect on the DRG output because the bit is not

effective until an input/output update is issued.

Event 11—An input/output update registers that the clear

digital ramp accumulator bit is cleared, releasing the ramp

accumulator; and the previous positive slope profile restarts.

Event 12—The autoclear digital ramp accumulator bit is set,

which has no effect on the DRG output because the bit is not

effective until an input/output update is issued.

AD9914/PCBZ датащи(PDF) 25 Page - Analog Devices

AD9914/PCBZ датащи(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

датащи скачать

ссылки URL