поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TLE5012B датащи(PDF) 28 Page - Infineon Technologies AG

номер детали TLE5012B
подробное описание детали  Giant Magneto Resistance (GMR)-based principle
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INFINEON [Infineon Technologies AG]
домашняя страница  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

TLE5012B датащи(HTML) 28 Page - Infineon Technologies AG

Back Button TLE5012B Datasheet HTML 24Page - Infineon Technologies AG TLE5012B Datasheet HTML 25Page - Infineon Technologies AG TLE5012B Datasheet HTML 26Page - Infineon Technologies AG TLE5012B Datasheet HTML 27Page - Infineon Technologies AG TLE5012B Datasheet HTML 28Page - Infineon Technologies AG TLE5012B Datasheet HTML 29Page - Infineon Technologies AG TLE5012B Datasheet HTML 30Page - Infineon Technologies AG TLE5012B Datasheet HTML 31Page - Infineon Technologies AG TLE5012B Datasheet HTML 32Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 50 page
background image
TLE5012B
Specification
Data Sheet
28
Rev. 2.0, 2014-02
4.3.7
Clock Supply (CLK Timing Definition)
The internal clock supply of the TLE5012B is subject to production-specific variations, which have to be considered
for all timing specifications.
In order to fix the IC timing and synchronize the TLE5012B with other ICs in a system, it can be switched to operate
with an external clock signal supplied to the IFC pin. The clock input signal must fulfill certain requirements:
•
The high or low pulse width must not exceed the specified values, because the PLL needs a minimum pulse
width and must be spike-filtered.
•
The duty cycle factor should typically be 50%, but it can vary between 30% and 70%.
•
The PLL is triggered at the positive edge of the clock. If more than 2 edges are missing, a chip reset is
generated automatically and the sensor restarts with the internal clock. This is indicated by the S_RST, and
CLK_SEL bits, and additionally by the Safety Word (see Chapter 4.4.1.2).
Figure 4-6 External CLK timing definition
Table 4-11 Internal clock timing specification
Parameter
Symbol
Values
Unit
Note / Test Condition
Min.
Typ.
Max.
Digital clock
fDIG
22.8
24
25.8 MHz
Internal oscillator frequency
fCLK
3.8
4.0
4.3 MHz
Table 4-12 External Clock Specification
Parameter
Symbol
Values
Unit
Note / Test Condition
Min.
Typ.
Max.
Input frequency
fCLK
3.8
4.0
4.3 MHz
CLK duty cycle1)2)
1) Minimum duty cycle factor: tCLKh(min) / tCLK with tCLK= 1 / fCLK
2) Maximum duty cycle factor: tCLKh(max) / tCLK with tCLK= 1 / fCLK
CLKDUTY
30
50
70 %
CLK rise time
tCLKr
30 ns
From VL to VH
CLK fall time
tCLKf
30 ns
From VH to VL
tCLKh
tCLKl
tCLK
t
VL
VH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com