| поискавой системы для электроныых деталей |
|
TMP112BIDRLR датащи(PDF) 19 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMP112BIDRLR датащи(HTML) 19 Page - Texas Instruments |
|
19 / 32 page ![]() 19 TMP112 www.ti.com SBOS473F – MARCH 2009 – REVISED FEBRUARY 2018 Product Folder Links: TMP112 Submit Documentation Feedback Copyright © 2009–2018, Texas Instruments Incorporated 7.5.2 Temperature Register The Temperature Register of the TMP112 family is configured as a 12-bit read-only register (setting the EM bit to 0 in the configuration register; see the Extended Mode section), or as a 13-bit read-only register (setting the EM bit to 1 in the configuration register) that stores the output of the most recent conversion. Two bytes must be read to obtain data and are listed in Table 8 and Table 9. Byte 1 is the most significant byte (MSB), followed by byte 2, the least significant byte (LSB). The first 12 bits (13 bits in extended mode) are used to indicate temperature. The least significant byte does not have to be read if that information is not needed. Table 8. Byte 1 of Temperature Register BYTE D7 D6 D5 D4 D3 D2 D1 D0 1 T11 T10 T9 T8 T7 T6 T5 T4 (T12) (T11) (T10) (T9) (T8) (T7) (T6) (T5) (1) Extended mode 13-bit configuration shown in parentheses. Table 9. Byte 2 of Temperature Register(1) BYTE D7 D6 D5 D4 D3 D2 D1 D0 2 T3 T2 T1 T0 0 0 0 0 (T4) (T3) (T2) (T1) (T0) (0) (0) (1) 7.5.3 Configuration Register The Configuration Register is a 16-bit read/write register used to store bits that control the operational modes of the temperature sensor. Read/write operations are performed MSB first. Table 10 lists the format and power-up and reset values of the configuration register. For compatibility, the first byte corresponds to the Configuration Register in the TMP75 and TMP275 devices. All registers are updated byte by byte. Table 10. Configuration and Power-Up/Reset Formats BYTE D7 D6 D5 D4 D3 D2 D1 D0 1 OS R1 R0 F1 F0 POL TM SD 0 1 1 0 0 0 0 0 2 CR1 CR0 AL EM 0 0 0 0 1 0 1 0 0 0 0 0 7.5.3.1 Shutdown Mode (SD) The Shutdown mode bit saves maximum power by shutting down all device circuitry other than the serial interface, reducing current consumption to typically less than 0.5 μA. Shutdown mode is enabled when the SD bit = 1; the device shuts down when current conversion is completed. When SD = 0, the device maintains a continuous conversion state. 7.5.3.2 Thermostat Mode (TM) The Thermostat mode bit indicates to the device whether to operate in Comparator mode (TM = 0) or Interrupt mode (TM = 1). For more information on Comparator and Interrupt modes, see the High- and Low-Limit Registers section. 7.5.3.3 Polarity (POL) The polarity bit allows the user to adjust the polarity of the ALERT pin output. If the POL bit is set to 0 (default), the ALERT pin becomes active low . When the POL bit is set to 1, the ALERT pin becomes active high and the state of the ALERT pin is inverted. The operation of the ALERT pin in various modes is illustrated in Figure 16. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |