 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
MB96310 датащи(PDF) 62 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
MB96310 датащи(HTML) 62 Page - Cypress Semiconductor |
|
|
62 / 82 page  Document Number: 002-04592 Rev. *A Page 61 of 81 MB96310 Series USART timing WARNING: The values given below are for an I/O driving strength IOdrive = 5mA. If IOdrive is 2mA, all the maximum output timing described in the different tables must then be increased by 10ns. Notes: • AC characteristic in CLK synchronized mode. •CL is the load capacity value of pins when testing. • Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in “MB96300 Super series Hardware Manual”. •tCLKP1 is the cycle time of the peripheral clock 1 (CLKP1), Unit : ns *1: Parameter N depends on tSCYCI and can be calculated as follows: •if tSCYCI = 2*k*tCLKP1, then N = k, where k is an integer > 2 •if tSCYCI = (2*k+1)*tCLKP1, then N = k+1, where k is an integer > 1 Examples : (TA = -40°C to 125°C, VCC = 3.0V to 5.5V, VSS = AVSS = 0V, IOdrive = 5mA, CL = 50pF) Parameter Symbol Pin Condition VCC = AVCC= 4.5V to 5.5V VCC = AVCC= 3.0V to 4.5V Unit Min Max Min Max Serial clock cycle time tSCYCI SCKn Internal Shift Clock Mode 4 tCLKP1 —4 tCLKP1 —ns SCK ↓ → SOT delay time tSLOVI SCKn, SOTn -20 20 -30 30 ns SOT → SCK ↑ delay time tOVSHI SCKn, SOTn N*tCLKP1 - 20 *1 — N*tCLKP1 - 30 *1 —ns Valid SIN → SCK ↑ tIVSHI SCKn, SINn tCLKP1 + 45 — tCLKP1 + 55 —ns SCK ↑ → Valid SIN hold time tSHIXI SCKn, SINn 0— 0 — ns Serial clock “L” pulse width tSLSHE SCKn External Shift Clock Mode tCLKP1 + 10 — tCLKP1 + 10 —ns Serial clock “H” pulse width tSHSLE SCKn tCLKP1 + 10 — tCLKP1 + 10 —ns SCK ↓ → SOT delay time tSLOVE SCKn, SOTn — 2 tCLKP1 + 45 — 2 tCLKP1 + 55 ns Valid SIN → SCK ↑ tIVSHE SCKn, SINn tCLKP1/2 + 10 — tCLKP1/2 + 10 —ns SCK ↑ → Valid SIN hold time tSHIXE SCKn, SINn tCLKP1 + 10 — tCLKP1 + 10 —ns SCK fall time tFE SCKn — 20 — 20 ns SCK rise time tRE SCKn — 20 — 20 ns tSCYCI N 4*tCLKP1 2 5*tCLKP1, 6*tCLKP1 3 7*tCLKP1, 8*tCLKP1 4 ... ... |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
