MB96310 datasheet(56/82 Pages) CYPRESS

56 / 82 page

Document Number: 002-04592 Rev. *A

Page 55 of 81

MB96310 Series

14.4 AC Characteristics

Source Clock timing

(TA = -40°C to 125°C, VCC = AVCC = 3.0V to 5.5V, VSS = AVSS = 0V)

Parameter

Symbol

Value

Unit

Remarks

Min

Typ

Max

Clock frequency

X0, X1

MHz When using a crystal oscillator, PLL off

MHz When using an opposite phase external clock,

PLL off

3.5

MHz When using a crystal oscillator or opposite

phase external clock, PLL on

Clock frequency

fFCI

MHz When using a single phase external clock in

“Fast Clock Input mode” , PLL off

3.5

MHz When using a single phase external clock in

“Fast Clock Input mode” , PLL on

Clock frequency

fCL

X0A, X1A

32.768

100

kHz When using an oscillation circuit

100

kHz When using an opposite phase external clock

X0A

kHz When using a single phase external clock

Clock frequency

fCR

100

200

kHz When using slow frequency of RC oscillator

MHz When using fast frequency of RC oscillator

RC clock

stabilization time

tRCSTAB

256 RC clock cycles

Applied after any reset and when activating

the RC oscillator.

PLL Clock

frequency

fCLKVCO

200

MHz Permitted VCO output frequency of PLL

(CLKVCO)

PLL Phase Jitter

TPSKEW

 5ns

For CLKMC (PLL input clock)

4MHz, jitter

coming from external oscillator, crystal or

resonator is not covered

Input clock pulse

width

PWH, PWL

X0,X1

Duty ratio is about 30% to 70%

Input clock pulse

width

PWHL, PWLL

X0A,X1A

s

MB96310 датащи(PDF) 56 Page - Cypress Semiconductor

MB96310 датащи(HTML) 56 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

датащи скачать

ссылки URL