поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

VSC8113 датащи(PDF) 11 Page - Vitesse Semiconductor Corporation

номер детали VSC8113
подробное описание детали  ATM/SONET/SDH 622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation and Clock Recovery
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  VITESSE [Vitesse Semiconductor Corporation]
домашняя страница  http://www.vitesse.com
Logo VITESSE - Vitesse Semiconductor Corporation

VSC8113 датащи(HTML) 11 Page - Vitesse Semiconductor Corporation

Back Button VSC8113 Datasheet HTML 7Page - Vitesse Semiconductor Corporation VSC8113 Datasheet HTML 8Page - Vitesse Semiconductor Corporation VSC8113 Datasheet HTML 9Page - Vitesse Semiconductor Corporation VSC8113 Datasheet HTML 10Page - Vitesse Semiconductor Corporation VSC8113 Datasheet HTML 11Page - Vitesse Semiconductor Corporation VSC8113 Datasheet HTML 12Page - Vitesse Semiconductor Corporation VSC8113 Datasheet HTML 13Page - Vitesse Semiconductor Corporation VSC8113 Datasheet HTML 14Page - Vitesse Semiconductor Corporation VSC8113 Datasheet HTML 15Page - Vitesse Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
G52154-0, Rev 4.2
© VITESSE SEMICONDUCTOR CORPORATION
Page 11
3/19/99
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896
VITESSE
SEMICONDUCTOR CORPORATION
Data Sheet
VSC8113
ATM/SONET/SDH 622 Mb/s Transceiver Mux/Demux
with Integrated Clock Generation and Clock Recovery
Table 4: Transmit Data Input Timing Table
(STS-12 Operation)
Table 5: Transmit Data Input Timing Table
(STS-3 Operation)
Note: Duty cycle for TXLSCKOUT is 50% +/- 10% worst case
Figure 10: Receive Data Output Timing Diagram
Table 6: Receive Data Output Timing Table
(STS-12 Operation)
Parameter
Description
Min
Typ
Max
Units
TCLKIN
Transmit data input byte clock period
-
12.86
-
ns
TINSU
Transmit data setup time with respect to TXLSCKIN
1.0
-
-
ns
TINH
Transmit data hold time with respect to TXLSCKIN
1.0
-
-
ns
TPROP
Maximum allowable propagation delay for connecting
TXLSCKOUT to TXLSCKIN
--
3.5
ns
Parameter
Description
Min
Typ
Max
Units
TCLKIN
Transmit data input byte clock period
-
51.44
-
ns
TINSU
Transmit data setup time with respect to TXLSCKIN
1.0
-
-
ns
TINH
Transmit data hold time with respect to TXLSCKIN
1.0
-
-
ns
TPROP
Maximum allowable propagation delay for connecting
TXLSCKOUT to TXLSCKIN
--
30
ns
Parameter
Description
Min
Typ
Max
Units
TRXCLKIN
Receive clock period
-
1.608
-
ns
TRXLSCK
Receive data output byte clock period
-
12.86
-
ns
TRXVALID
Time data on RXOUT [7:0] and FP is valid before and
after the rising edge of RXLSCKOUT
4.0
-
-
ns
TPW
Pulse width of frame detection pulse FP
-
12.86
-
ns
A1
A2
A2
A2
A2
TRXLSCK
TRXCLKIN
RXOUT [7:0]
RXLSCKOUT
RXCLKIN+
RXCLKIN-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com