| поискавой системы для электроныых деталей |
|
ADATE320 датащи(PDF) 23 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADATE320 датащи(HTML) 23 Page - Analog Devices |
|
23 / 83 page ![]() ADATE320 Data Sheet Rev. B | Page 22 of 82 SCLK CS SDI SDO BUSY FROM PREVIOUS SPI INSTRUCTIONS CH[1:0] W ADDR[6:0] DATA[15:0] NOTE 1 NOTE 1 ACTIVE – OUTPUT IS THE PREVIOUS SPI WORD SHIFTED INTO SDI NOTES 1. IF THE SPI_SDO_HIZ CONTROL BIT (ADDR 0x12 [1]) IS HIGH, THE SDO PIN BECOMES ACTIVE FOLLOWING THE ASSERTION OF CS. IT BECOMES HIGH-Z FOLLOWING RELEASE OF CS. IF THE SPI_SDO_HIZ CONTROL BIT IS LOW, THE SDO PIN REMAINS ACTIVE INDEPENDENT OF CS. Figure 3. SPI Write Instruction Timing Diagram SCLK CS SDI SDO BUSY FROM PREVIOUS SPI INSTRUCTIONS CH[1:0] R ADDR[6:0] DATA[15:0] = DON’T CARE NOTE 1 NOTE 1 ACTIVE – OUTPUT IS THE PREVIOUS SPI WORD SHIFTED INTO SDI NOTES 1. IF THE SPI_SDO_HIZ CONTROL BIT (ADDR 0x12 [1]) IS HIGH, THE SDO PIN BECOMES ACTIVE FOLLOWING THE ASSERTION OF CS. IT BECOMES HIGH-Z FOLLOWING RELEASE OF CS. IF THE SPI_SDO_HIZ CONTROL BIT IS LOW, THE SDO PIN ALWAYS REMAINS ACTIVE INDEPENDENT OF CS. Figure 4. SPI Read Request Instruction Timing Diagram (Prior to Readout Instruction) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |